STMicroelectronics STM32F722RCT6
- Part No.:
- STM32F722RCT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F722RCT6.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:936
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F722RCT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, USB OTG HS/FS, three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and 18 timers - deployed in industrial HMI, motor control gateways, and real-time audio processing systems.
For engineers reviewing the STM32F722RCT6 datasheet, STM32F722RCT6 pinout, STM32F722RCT6 application, or STM32F722RCT6 equivalent, key selection criteria include Cortex-M7 real-time performance, dual USB OTG support (HS + FS), TCM RAM allocation for deterministic latency, and 140 I/Os with 5 V tolerance - critical for mixed-voltage industrial edge nodes.
Technical Context
The STM32F722RCT6 implements an adaptive real-time accelerator (ART Accelerator) with 8 KB instruction and 8 KB data L1 cache, enabling zero-wait-state execution from Flash and external memories. Its memory subsystem includes 256 KB data TCM RAM (for time-critical variables), 16 KB instruction TCM RAM (for latency-sensitive routines), and 4 KB backup SRAM retained in Standby mode with VBAT.
It integrates dual USB OTG controllers: one full-speed with on-chip PHY, and one high-speed/full-speed with dedicated DMA and dual PHY support (on-chip HS/FS or ULPI). The peripheral set includes two SAIs for stereo audio I²S/TDM, three ADCs supporting triple interleaved mode (7.2 MSPS aggregate), and a flexible external memory controller supporting SDRAM, NOR, and NAND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max, 462 DMIPS - enables real-time DSP, motor control, and protocol stack offload without external co-processors. |
| Flash Memory | 512 KB with PCROP and read/write protection - supports secure firmware updates and IP protection in field-deployed devices. |
| SRAM | 256 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM - guarantees deterministic access latency for control loops and retains state during power loss. |
| ADC | 3× 12-bit, 2.4 MSPS each; 7.2 MSPS in triple interleaved mode - sufficient for simultaneous sampling of multi-axis motor currents and voltage feedback. |
| USB Interfaces | OTG_FS (full-speed, on-chip PHY) + OTG_HS (high-speed, dedicated DMA & dual PHY) - enables simultaneous device/host roles with low CPU overhead and high-bandwidth data streaming. |
| Timers | 18 timers including 2× 32-bit and 13× 16-bit (1 low-power timer active in Stop mode) - supports complex PWM generation, quadrature decoding, and precise event timing across power states. |
| I/O Count | 140 GPIOs, up to 138 5 V-tolerant - simplifies interface to legacy industrial sensors, actuators, and level-shifting-free connectivity. |
Pinout & Package
LQFP64 package (10 × 10 mm, 0.5 mm pitch), RoHS-compliant, with exposed thermal pad. Pin count and function mapping validated per STMicroelectronics DS11853 Rev 9, Table 10 (STM32F722xx/723xx pin and ball definition).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O supply rails | Separate 1.7–3.6 V domains enable noise isolation between analog/digital sections and simplify PCB decoupling. |
| VCAP1/VCAP2 | Internal regulator bypass | Requires 2.2 µF ceramic capacitors; failure causes boot failure or unstable core voltage under load. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external watchdog or manual reset with debounced pushbutton. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 138 pins 5 V-tolerant - eliminates level shifters when interfacing with 5 V logic, sensors, or RS-485 transceivers. |
| PA11/PA12 | USB OTG_FS D+/D− | Dedicated full-speed differential pair with integrated termination - no external resistors needed for basic USB device operation. |
| PA11/PA12, PB14/PB15 | USB OTG_HS ULPI or D+/D− | Configurable for high-speed via ULPI bus (external PHY) or full-speed direct connection - provides hardware flexibility for bandwidth vs. BOM cost trade-off. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Enables zero-wait-state execution from Flash at 216 MHz - eliminates instruction fetch stalls and improves real-time predictability in closed-loop control. |
| Dual USB OTG controllers | Simultaneous high-speed host (e.g., USB flash drive) and full-speed device (e.g., CDC ACM serial) operation - supports field service and data logging without mode switching. |
| TCM RAM architecture | 256 KB data TCM + 16 KB instruction TCM - places critical buffers and ISR code in tightly coupled memory, reducing worst-case interrupt latency to sub-microsecond levels. |
| Triple-interleaved ADC | 7.2 MSPS aggregate sampling across 3× 12-bit ADCs - captures synchronized voltage/current waveforms for field-oriented motor control with <100 ns inter-channel skew. |
| Flexible external memory controller | Supports SDRAM, PSRAM, NOR/NAND - enables local framebuffer storage for GUI rendering or firmware-over-the-air (FOTA) staging without external microSD. |
Applications
| Industrial HMI Gateway | Motor Control Edge Node |
|---|---|
Use Scenario: Local touchscreen HMI with Ethernet backhaul, running FreeRTOS and LVGL graphics stack while managing Modbus RTU slave peripherals. IC Role / Device Role / Timing Role: Main application processor handling GUI rendering, protocol translation, and real-time I/O scanning via GPIO and UART peripherals. Use Value: 216 MHz Cortex-M7 + 256 KB data TCM ensures smooth 60 Hz UI refresh with concurrent 10 ms Modbus polling cycles and deterministic response to touch interrupts. | Use Scenario: Compact servo drive controlling PMSM motors using FOC, with current sensing, encoder feedback, and CANopen communication. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC algorithm at 20 kHz PWM frequency, synchronizing ADC sampling, PWM update, and position capture. Use Value: Triple-interleaved ADC (7.2 MSPS), 2× 32-bit timers with quadrature decode, and 138 5 V-tolerant I/Os eliminate external signal conditioning and reduce BOM count by 3 components. |
| Audio Processing Terminal | Secure Field Data Logger |
Use Scenario: Ruggedized audio endpoint for industrial voice alerts and acoustic monitoring, connected via SAI to MEMS microphone array and Class-D amplifier. IC Role / Device Role / Timing Role: Audio subsystem controller managing I²S/TDM streams, sample rate conversion, and FIR filtering in real time. Use Value: Dual SAI interfaces support simultaneous input (microphone array) and output (speaker) with independent clock domains - avoids external audio codec and reduces latency to <50 µs. | Use Scenario: Battery-backed environmental logger capturing temperature, humidity, and vibration data every 5 seconds, storing locally and uploading via cellular modem on schedule. IC Role / Device Role / Timing Role: Low-power data acquisition hub managing RTC calendar, backup SRAM retention, and secure firmware updates over UART. Use Value: 4 KB backup SRAM + VBAT support retains 1000+ log entries during main power loss; true RNG and CRC unit enable authenticated firmware validation before installation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB) and SRAM (512 KB), adds Ethernet MAC, FMC supports wider bus (up to 32-bit), but no USB HS PHY - requires external PHY for high-speed USB. | Suitable for networked gateway applications needing Ethernet and larger code footprint; less optimal where USB HS device/host is mandatory. | Select when Ethernet connectivity and >1 MB Flash are required; avoid if USB HS direct integration is critical for size or cost. |
| STM32H743VIT6 | Dual-core (Cortex-M7 + M4), higher clock (480 MHz), 2 MB Flash, 1 MB SRAM, enhanced crypto accelerators, but larger LQFP100 package - not pin-compatible with LQFP64. | Better suited for asymmetric multiprocessing (e.g., M7 for control, M4 for comms), but demands PCB redesign and toolchain adaptation. | Choose for next-gen designs requiring dual-core separation or cryptographic acceleration; not a drop-in replacement due to package and pinout mismatch. |
Compared with STM32F767ZIT6, the STM32F722RCT6 offers integrated USB HS PHY and smaller LQFP64 footprint at lower cost, while STM32H743VIT6 delivers higher compute density and security features at the expense of board space and software porting effort.
Availability
STM32F722RCT6 is available at Aetrix Electronics and suitable for industrial HMI, motor control gateways, and real-time audio terminals requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32F722RCT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32F7-series targets high-end embedded applications demanding real-time determinism, rich connectivity, and advanced signal processing - optimized for industrial automation, motor control, and human-machine interface systems.
FAQ
What is the maximum operating frequency and associated DMIPS rating?
The STM32F722RCT6 operates at up to 216 MHz with a measured 462 DMIPS (Dhrystone 2.1), achieved via the Cortex-M7 core with FPU and ART Accelerator. This performance level is sustained across voltage ranges (1.7–3.6 V) and ambient temperatures (–40°C to +105°C), as verified in DS11853 Rev 9 Section 6.3.1.
Does this MCU support USB High-Speed device mode without an external PHY?
Yes - the STM32F722RCT6 integrates a dedicated USB OTG HS controller with on-chip high-speed PHY, enabling native USB 2.0 high-speed (480 Mbps) device or host operation without external components. This is confirmed in Section 2.12 of DS11853 Rev 9 and distinguishes it from variants requiring ULPI.
How much SRAM is allocated to TCM and what is its functional purpose?
The device provides 256 KB of data TCM RAM and 16 KB of instruction TCM RAM. Data TCM hosts time-critical buffers (e.g., ADC samples, PWM registers); instruction TCM stores latency-sensitive ISRs and control algorithms - both guarantee single-cycle access independent of cache misses or bus arbitration delays.
Which packages are available for the STM32F722xx series, and which one corresponds to the 'R' in STM32F722RCT6?
The 'R' in STM32F722RCT6 denotes the LQFP64 package (10 × 10 mm), as specified in Table 1 and Section 7.1 of DS11853 Rev 9. Other package options include LQFP100, LQFP144, LQFP176, UFBGA144, UFBGA176, and WLCSP100 - all sharing identical peripheral sets but differing in I/O count and thermal performance.
STM32F722RCT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 50
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F722RCT6 FAQ
1.How can I place an order for STM32F722RCT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F722RCT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F722RCT6 reliable?
The price and inventory of STM32F722RCT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F722RCT6 is usually 5 days.
3.What payment methods are accepted for STM32F722RCT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F722RCT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F722RCT6?
STM32F722RCT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F722RCT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F722RCT6?
For technical support, including STM32F722RCT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F722RCT6 requirements.
6.How does Aetrix verify that STM32F722RCT6 is sourced from the original manufacturer or authorized distributors?
All STM32F722RCT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F722RCT6 meets industry standards.
7.What is the process for return or replacement of STM32F722RCT6?
All STM32F722RCT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F722RCT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F722RCT6 part is unused and in its original packaging.
Return procedure for STM32F722RCT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F722RCT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

