STMicroelectronics STM32F722RET6
- Part No.:
- STM32F722RET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F722RET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,616
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F722RET6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM (including TCM and backup RAM), USB OTG HS/FS, three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and CAN 2.0B - deployed in industrial motor control systems requiring deterministic real-time response and multi-interface connectivity.
For engineers reviewing the STM32F722RET6 datasheet, STM32F722RET6 pinout, STM32F722RET6 application, or STM32F722RET6 equivalent, key selection criteria include Cortex-M7 core performance with L1 cache, dual-mode Quad-SPI support, 140 GPIOs (138 5 V-tolerant), 18 timers including low-power variants, and integrated USB HS PHY with dedicated DMA - all critical for embedded vision, HMI, and connected edge node designs.
Technical Context
The STM32F722RET6 implements an adaptive real-time accelerator (ART Accelerator) with 8 KB instruction and 8 KB data caches, enabling zero-wait-state execution from Flash and external memories. Its memory subsystem includes 256 KB data TCM RAM for time-critical variables, 16 KB instruction TCM RAM for latency-sensitive routines, and 4 KB backup SRAM retained in Standby mode with VBAT.
It integrates dual USB controllers: one full-speed OTG with on-chip PHY, and one high-speed/full-speed OTG with dedicated DMA and dual PHY (on-chip FS + HS or ULPI). The peripheral set supports concurrent high-bandwidth interfaces - up to 5 SPIs (54 Mbit/s), 2 SAIs, 3 I²Cs, 4 USARTs/UARTs, and SDMMC - coordinated via AXI-AHB bus matrix and 16-stream DMA with FIFOs and burst support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M7 with FPU, 216 MHz max, 462 DMIPS - enables complex control algorithms and real-time signal processing without external co-processors. |
| Flash / RAM | 512 KB Flash with PCROP protection; 256 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM - supports deterministic ISR latency and secure firmware storage. |
| ADC/DAC | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved); two 12-bit DACs - suitable for multi-axis motor current sensing and analog feedback generation. |
| Timers | Up to 18 timers: 13×16-bit, 2×32-bit, 2 watchdogs, SysTick - includes low-power timer active in Stop mode for periodic wake-up without CPU overhead. |
| Connectivity | 1× CAN 2.0B, 2× SDMMC, 2× SAI, 5× SPI (3 with muxed I²S), 4× USART/UART - enables fieldbus integration, audio streaming, and high-speed memory expansion. |
| USB | OTG_FS (full-speed, on-chip PHY) + OTG_HS (high-speed/full-speed, dedicated DMA + dual PHY) - supports simultaneous host/device roles with minimal host CPU load. |
| I/O | 140 GPIOs, 138 5 V-tolerant, up to 108 MHz toggle rate - simplifies interface to legacy peripherals and industrial sensors without level shifters. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin quad flat configuration optimized for thermal management and PCB routing density in space-constrained industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core power supply / ground | 1.7–3.6 V main supply; separate VCAP1/VCAP2 pins require 2.2 µF ceramic capacitors for internal regulator stability. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Configurable as digital input/output, alternate function (AF), or analog; 138 pins are 5 V-tolerant - tolerate industrial I/O voltage transients. |
| PC13–PC15 | RTC oscillator inputs | Support external 32.768 kHz crystal for subsecond RTC accuracy and calendar functions across low-power modes. |
| PA9/PA10 | USB OTG FS DM/DP | Dedicated full-speed differential pair with integrated PHY - eliminates need for external transceiver in USB device/host applications. |
| PA11/PA12 | USB OTG HS ULPI D0–D7 / CLK | ULPI interface for high-speed USB; requires external PHY if not using on-chip HS PHY variant (not applicable to STM32F722xx). |
| PD0/PD1 | HSE_IN/HSE_OUT | 4–26 MHz external crystal oscillator input/output - provides precise clock source for USB, ADC, and system timing. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Enables 0-wait-state execution from Flash and external memories - reduces code fetch latency and improves deterministic interrupt response. |
| Dual USB OTG controllers | OTG_FS (integrated PHY) + OTG_HS (dedicated DMA + on-chip FS/HS PHY) - allows concurrent USB device and host operation with minimal CPU intervention. |
| Flexible memory controller (FMC) | Supports SRAM, PSRAM, NOR/NAND, and SDRAM/LPSDR - enables direct connection to external display buffers or large data stores without FPGA glue logic. |
| Dual-mode Quad-SPI | Single- or dual-line SPI with XIP capability - permits direct code execution from external flash, reducing internal Flash footprint and enabling firmware updates over serial interface. |
| TCM RAM allocation | 256 KB data TCM + 16 KB instruction TCM - isolates time-critical control loops and ISR code from cache contention in multi-threaded RTOS environments. |
Applications
| Industrial Motor Control | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Closed-loop servo drive with field-oriented control (FOC), real-time current sampling, and encoder feedback. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm at 20 kHz PWM frequency, managing ADC-triggered sampling, and synchronizing gate drivers via advanced timers. Use Value: 216 MHz Cortex-M7 + TCM RAM ensures sub-microsecond ISR latency; triple ADC interleaving captures all three phase currents within 417 ns window. | Use Scenario: Touch-enabled color LCD panel with audio feedback, local storage, and Ethernet/Wi-Fi connectivity. IC Role / Device Role / Timing Role: Application processor handling GUI rendering, touch interrupt servicing, SAI-driven audio playback, and SDMMC-based firmware update storage. Use Value: Dual SAI interfaces drive stereo audio codecs; 512 KB Flash stores GUI assets; Quad-SPI XIP enables fast UI asset loading from external flash. |
| Medical Diagnostic Equipment | Smart Grid Edge Node |
Use Scenario: Portable ultrasound front-end with analog beamforming, ADC digitization, and real-time image preprocessing. IC Role / Device Role / Timing Role: Signal acquisition and preprocessing unit performing FIR filtering, envelope detection, and scan conversion before transmission to host. Use Value: Three synchronized 12-bit ADCs sample RF echo signals at 7.2 MSPS; 256 KB data TCM holds filter coefficients and line buffers for zero-copy processing. | Use Scenario: DIN-rail mounted energy meter with PLC communication, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: Secure edge node managing metrology calculations, CAN-based grid telemetry, cryptographic signing of logs, and OTA updates via SDMMC. Use Value: Hardware RNG and CRC unit enable secure boot and log integrity; 4 KB backup SRAM retains metering counters during brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB) and RAM (512 KB), adds Ethernet MAC, FMC supports DDR SDRAM - no LQFP64 option; only available in LQFP144/UFBGA176. | Suitable for applications requiring network stack offload or larger code/data footprints - e.g., gateway devices with protocol translation. | Select when Ethernet connectivity or >512 KB Flash is required; not pin-compatible with STM32F722RET6. |
| STM32H743VIT6 | Cortex-M7 @ 480 MHz, dual-core option (M7+M4), 2 MB Flash, 1 MB RAM, enhanced security (AES, PKA), no USB HS PHY - LQFP100 only. | Targeted at safety-critical or ultra-high-throughput applications like industrial PLCs or AI inference at edge - requires different power and clock design. | Choose for higher compute throughput or functional safety features; incompatible pinout and voltage rail requirements (1.05 V core). |
Compared with STM32F767ZIT6 and STM32H743VIT6, the STM32F722RET6 delivers optimal balance of Cortex-M7 performance, USB HS capability, and LQFP64 compactness - making it uniquely suited for cost-sensitive, space-constrained industrial controllers where Ethernet or dual-core is unnecessary.
Availability
STM32F722RET6 is available at Aetrix Electronics and suitable for industrial motor drives, human-machine interfaces, medical diagnostic equipment, and smart grid edge nodes requiring stable component supply, long-term manufacturability, and qualified automotive-grade traceability.
Supply support for STM32F722RET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32F7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and efficient signal processing - with the STM32F722RET6 specifically optimized for LQFP64-based designs needing USB HS, multi-ADC concurrency, and TCM-based latency control.
FAQ
Does STM32F722RET6 support USB High-Speed device mode without an external PHY?
Yes - the STM32F722RET6 integrates a full-speed USB PHY and supports high-speed USB device/host/OTG operation using its on-chip high-speed PHY. No external transceiver is required for HS operation, though ULPI interface is provided for optional external PHY use in specific layout or noise-sensitive scenarios.
What is the maximum ADC sampling rate achievable in triple interleaved mode?
In triple interleaved mode, the three 12-bit ADCs achieve a combined sampling rate of 7.2 MSPS - meaning each channel can be sampled at 2.4 MSPS with hardware-synchronized triggers, enabling precise multi-phase current measurement in motor control applications with <417 ns inter-sample timing.
How does the ART Accelerator improve real-time performance compared to cache-only solutions?
The ART Accelerator combines prefetch, branch prediction, and 8 KB instruction/data caches to deliver zero-wait-state execution from Flash across all operating conditions - unlike pure cache solutions, it maintains deterministic timing even during first-run code execution or cache misses, critical for hard real-time control loops.
Can the 4 KB backup SRAM retain data during complete power loss?
No - the 4 KB backup SRAM retains data only when VBAT (typically 1.8–3.6 V) is supplied, such as from a coin-cell battery during main power removal. Without VBAT, contents are lost in Standby or VBAT-off modes; it is not non-volatile memory but provides reliable retention across sleep-to-wake transitions and brownout recovery.
STM32F722RET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 50
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F722RET6 FAQ
1.How can I place an order for STM32F722RET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F722RET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F722RET6 reliable?
The price and inventory of STM32F722RET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F722RET6 is usually 5 days.
3.What payment methods are accepted for STM32F722RET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F722RET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F722RET6?
STM32F722RET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F722RET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F722RET6?
For technical support, including STM32F722RET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F722RET6 requirements.
6.How does Aetrix verify that STM32F722RET6 is sourced from the original manufacturer or authorized distributors?
All STM32F722RET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F722RET6 meets industry standards.
7.What is the process for return or replacement of STM32F722RET6?
All STM32F722RET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F722RET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F722RET6 part is unused and in its original packaging.
Return procedure for STM32F722RET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F722RET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

