STMicroelectronics STM32F723ICK6
- Part No.:
- STM32F723ICK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32F723ICK6.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,269
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F723ICK6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, dual USB OTG (FS/HS), three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and 18 timers - deployed in industrial HMI, motor control gateways, and real-time audio processing systems.
For engineers reviewing the STM32F723ICK6 datasheet, STM32F723ICK6 pinout, STM32F723ICK6 application, or STM32F723ICK6 equivalent, key selection considerations include its dual USB OTG PHY support (integrated HS/FS), 21 communication interfaces (including CAN 2.0B, SAI, SDMMC), L1 cache (8 KB I-cache + 8 KB D-cache), and TCM RAM allocation (64 KB data + 16 KB instruction) for deterministic real-time execution.
Technical Context
The STM32F723ICK6 integrates an adaptive real-time accelerator (ART Accelerator) and L1 cache enabling zero-wait-state execution from Flash or external memory. Its dual-mode Quad-SPI interface supports XIP and memory-mapped execution, while the flexible external memory controller (FMC) handles NOR/NAND, SDRAM, and PSRAM with up to 32-bit data bus width.
It features two independent USB OTG controllers: one full-speed with on-chip PHY, and one high-speed/full-speed with dedicated DMA and dual PHY options (on-chip HS/FS or ULPI). The device includes two Serial Audio Interfaces (SAIs), audio PLLs (PLLI2S/PLLSAI), and hardware-accelerated cryptographic peripherals including CRC and true RNG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max, 462 DMIPS @ 2.14 DMIPS/MHz (Dhrystone 2.1) |
| Flash Memory | 512 KB with read/write protection and PCROP for secure firmware IP protection |
| SRAM | 256 KB main SRAM + 64 KB data TCM RAM + 16 KB instruction TCM RAM + 4 KB backup SRAM |
| ADC | Three 12-bit ADCs, 2.4 MSPS each; 7.2 MSPS in triple interleaved mode across 24 channels |
| USB Interfaces | Dual OTG: OTG_FS (on-chip FS PHY) + OTG_HS (dedicated DMA, on-chip HS/FS PHY or ULPI option) |
| Timers | Up to 18 timers: 13×16-bit (1 low-power), 2×32-bit, all running at 216 MHz; plus 2 watchdogs and SysTick |
| Communication Peripherals | 21 interfaces: 3×I²C, 4×USART/UART, 5×SPI (3 with I²S), 2×SAI, 1×CAN 2.0B, 2×SDMMC |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with 51 general-purpose I/Os, 3x analog inputs per ADC, dedicated USB OTG HS/FS pins (ULPI optional), VCAP1/VCAP2 decoupling terminals, and separate VDDA/VSSA for analog domain isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.7–3.6 V digital supply; requires local 100 nF + 4.7 µF decoupling per VDD pair |
| VDDA, VSSA | Analog power supply / ground | Independent 1.7–3.6 V domain for ADC/DAC/RTC; must be filtered and isolated from digital noise |
| VCAP1, VCAP2 | Internal regulator bypass | Connect 2.2 µF ceramic capacitors close to pins for stable core voltage regulation |
| PA11/PA12 | USB OTG FS D+/D− | Full-speed USB 2.0 differential pair; internal pull-up/down resistors enabled via SYSCFG |
| PA11/PA12/PB12–PB15 | USB OTG HS ULPI | High-speed interface using 8-bit parallel ULPI bus (optional; replaces FS PHY when selected) |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external reset button or supervisor IC |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + ART Accelerator | 8 KB instruction + 8 KB data cache enables zero-wait-state execution from Flash, eliminating timing jitter in real-time loops |
| Dual USB OTG Controllers | Simultaneous FS device/host and HS device/host operation with independent DMA channels and clock domains |
| TCM RAM Allocation | 64 KB data TCM + 16 KB instruction TCM reserved for time-critical code/data, accessible at full CPU speed without cache latency |
| Triple Interleaved ADC Mode | 7.2 MSPS aggregate sampling across three 12-bit ADCs with synchronized triggers and shared DMA channel |
| Flexible External Memory Controller | Supports SDRAM, PSRAM, NOR/NAND with configurable wait states, burst modes, and ECC for industrial-grade reliability |
Applications
| Industrial Motor Control Gateway | Real-Time Audio Processing Node |
|---|---|
Use Scenario: Central gateway managing multiple BLDC drives with field-oriented control (FOC), encoder feedback, and CAN-based command distribution. IC Role / Device Role / Timing Role: Real-time master controller executing FOC algorithms in TCM RAM, synchronizing PWM timers (TIM1/TIM8), sampling current/voltage via triple-interleaved ADCs, and communicating via CAN 2.0B and UART. Use Value: Deterministic 216 MHz execution with L1 cache ensures sub-µs loop timing; 64 KB data TCM guarantees uninterrupted access to motor control variables under heavy ISR load. |
Use Scenario: Low-latency audio endpoint in professional AVB network, performing sample-rate conversion, mixing, and AES3/SPDIF bridging. IC Role / Device Role / Timing Role: Audio subsystem controller using dual SAI interfaces (I²S/TDM), PLLI2S/PLLSAI for jitter-free clock synthesis, and 2×12-bit DACs for analog output monitoring. Use Value: Hardware-accelerated audio PLLs and dedicated SAI DMA channels eliminate CPU overhead; 16 KB instruction TCM hosts real-time audio processing kernels with guaranteed cycle count. |
| Human-Machine Interface (HMI) Terminal | Secure IoT Edge Node |
Use Scenario: Touch-enabled display terminal with graphics acceleration, local data logging, and remote diagnostics over USB or USART. IC Role / Device Role / Timing Role: Application processor handling GUI rendering (via Chrom-ART), SPI flash storage, capacitive touch sensing (using ADC), and USB OTG FS for firmware updates. Use Value: 512 KB Flash stores embedded GUI assets and firmware; 4 KB backup SRAM retains session state during Stop mode; 136 fast I/Os drive parallel RGB LCD interface. |
Use Scenario: Field-deployed sensor aggregator with encrypted telemetry, secure boot, and tamper-resistant firmware updates. IC Role / Device Role / Timing Role: Trusted execution environment leveraging MPU, PCROP-protected Flash, true RNG, and CRC unit for firmware integrity verification and AES offload. Use Value: Proprietary code readout protection (PCROP) prevents reverse engineering; 96-bit unique ID enables device-specific key binding; VBAT-powered RTC maintains audit log timestamps during main power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767IGK6 | Higher Flash (2 MB) and SRAM (512+128+4 KB); adds Ethernet MAC, FMC with NAND support, and larger QFP176/BGA176 packages | Suitable for networking gateways requiring TCP/IP stack and large buffer memory; not pin-compatible with LQFP64 | Select when Ethernet, larger memory, or NAND boot capability is required - requires PCB redesign. |
| STM32H743VIT6 | Dual-core (Cortex-M7 + M4), 1 MB Flash, 1 MB SRAM, higher clock (480 MHz), enhanced crypto (AES-GCM, SHA), no USB HS PHY (ULPI only) | Better for asymmetric multiprocessing (e.g., M7 for control, M4 for comms); lacks integrated HS PHY, increasing BOM cost | Choose for ultra-high throughput or dual-core partitioning; avoid if integrated USB HS PHY is mandatory for space-constrained designs. |
Compared with STM32F767IGK6 and STM32H743VIT6, the STM32F723ICK6 offers optimal balance of USB HS integration, LQFP64 compactness, and real-time determinism - making it preferred for cost-sensitive, space-constrained industrial edge nodes where Ethernet or dual-core is unnecessary.
Availability
STM32F723ICK6 is available at Aetrix Electronics and suitable for industrial motor control gateways, real-time audio endpoints, HMI terminals, and secure IoT edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32F723ICK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32F7-series targets high-end embedded applications demanding real-time performance, rich connectivity, and robust security - specifically engineered for industrial automation, audio/video processing, and advanced human-machine interfaces.
FAQ
Does STM32F723ICK6 support USB High-Speed device mode with integrated PHY?
Yes. The STM32F723ICK6 integrates a dedicated USB OTG HS controller with on-chip high-speed PHY, enabling full-speed and high-speed device/host/OTG operation without external PHY components. This is confirmed in Section 3.30 of DS11853 Rev 9 and validated by the LQFP64 pinout (PA11/PA12 for FS, PB12–PB15 for ULPI optional mode).
What is the maximum ADC sampling rate achievable in interleaved mode?
The STM32F723ICK6 achieves 7.2 MSPS aggregate sampling rate using triple interleaved mode across its three 12-bit ADCs, with synchronized triggers and shared DMA channel. Each ADC operates at 2.4 MSPS individually, and timing is coordinated via the ADC common control register (ADC_CCR), as specified in Section 3.33 and Table 6.3.24 of DS11853 Rev 9.
How is TCM RAM allocated and accessed in this device?
The device allocates 64 KB of data TCM RAM and 16 KB of instruction TCM RAM - both directly mapped into the Cortex-M7's address space and accessible at full CPU speed without cache arbitration. These regions are used for time-critical variables and interrupt service routines, respectively, and are configured via SCB->VTOR and linker script placement, per Section 3.5 and RM0410 reference manual.
Is the LQFP64 package of STM32F723ICK6 pin-compatible with any other STM32 series?
No. The LQFP64 variant of STM32F723ICK6 has a unique pinout optimized for its peripheral set (e.g., dual USB PHY signals, SAI, SDMMC) and is not pin-compatible with STM32F4/F0/F1 LQFP64 devices. Pin mapping is defined in Table 10 of DS11853 Rev 9 and verified against mechanical drawings in Section 7.1.
STM32F723ICK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 138
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F723ICK6 FAQ
1.How can I place an order for STM32F723ICK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F723ICK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F723ICK6 reliable?
The price and inventory of STM32F723ICK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F723ICK6 is usually 5 days.
3.What payment methods are accepted for STM32F723ICK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F723ICK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F723ICK6?
STM32F723ICK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F723ICK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F723ICK6?
For technical support, including STM32F723ICK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F723ICK6 requirements.
6.How does Aetrix verify that STM32F723ICK6 is sourced from the original manufacturer or authorized distributors?
All STM32F723ICK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F723ICK6 meets industry standards.
7.What is the process for return or replacement of STM32F723ICK6?
All STM32F723ICK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F723ICK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F723ICK6 part is unused and in its original packaging.
Return procedure for STM32F723ICK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F723ICK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

