STMicroelectronics STM32F723IEK6
- Part No.:
- STM32F723IEK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-UFBGA
- Datasheet:
-
STM32F723IEK6.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,688
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F723IEK6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, dual USB OTG (HS/FS), three 12-bit ADCs (2.4 MSPS), and 21 communication interfaces including CAN 2.0B, SAI, and SDMMC - deployed in industrial HMI, motor control gateways, and audio-enabled edge nodes.
For engineers reviewing the STM32F723IEK6 datasheet, STM32F723IEK6 pinout, STM32F723IEK6 application, or STM32F723IEK6 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual USB OTG PHY support (HS + FS), 140 GPIOs with 5 V tolerance, and integrated audio peripherals (SAI, audio PLLs) for real-time signal processing in resource-constrained embedded systems.
Technical Context
The STM32F723IEK6 implements an adaptive real-time accelerator (ART Accelerator) with 8 KB instruction and 8 KB data caches, enabling zero-wait-state execution from Flash and external memories. Its memory subsystem includes 256 KB data TCM RAM, 16 KB instruction TCM RAM, and 4 KB backup SRAM retained in Standby mode.
It integrates dual USB OTG controllers: one full-speed with on-chip PHY, and one high-speed/full-speed with dedicated DMA and dual on-chip PHYs (FS + HS). The device supports true hardware audio timing via two independent audio PLLs (PLLI2S and PLLSAI) and dual Serial Audio Interfaces (SAIs) compliant with I²S, PCM, and AC'97 protocols.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M7 with FPU, 216 MHz max, 462 DMIPS - enables deterministic real-time control and DSP workloads without external co-processors. |
| Flash / RAM | 512 KB Flash with PCROP; 256 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM - supports time-critical code/data placement and secure firmware storage. |
| ADC | 3× 12-bit ADCs, 2.4 MSPS each, up to 7.2 MSPS in triple interleaved mode - suitable for multi-axis motor current sensing and fast analog acquisition. |
| USB | Dual OTG: FS controller with on-chip PHY + HS/FS controller with dual on-chip PHYs - allows simultaneous host/device roles and high-bandwidth peripheral bridging (e.g., USB audio class). |
| Audio Peripherals | 2× SAI, PLLI2S & PLLSAI - enable synchronous multi-channel I²S audio streaming with independent clock domains for codec interfacing. |
| Timers | Up to 18 timers: 13× 16-bit, 2× 32-bit, LPTIM1 - supports advanced PWM generation (motor control), quadrature decoding, and sub-millisecond low-power timing. |
| I/O | 140 GPIOs, up to 138 5 V-tolerant, 108 MHz toggle rate - simplifies level-shifting in mixed-voltage industrial designs and improves noise immunity. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count and function mapping align with STM32F723xx family standard pinout for drop-in compatibility across LQFP64 variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply / Ground | Core and I/O domain supplies (1.7–3.6 V); multiple pins ensure low-impedance routing and noise reduction. |
| VCAP1, VCAP2 | Internal regulator decoupling | Connect 2.2 µF ceramic capacitors close to pins to stabilize internal 1.2 V regulator output for Cortex-M7 core. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external push-button or supervisor IC assertion. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery via USART. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Configurable as GPIO, AF functions (SPI/I2C/USART/SAI), or analog inputs; all support interrupt capability. |
| USB_OTG_FS_DP/DM | Full-speed USB differential pair | Integrated PHY eliminates need for external transceiver; requires 1.5 kΩ pull-up on DP for device enumeration. |
| USB_OTG_HS_ULPI_Dx/CLK | HS ULPI interface | 8-bit parallel interface for external high-speed PHY; enables USB 2.0 HS operation without dedicated HS PHY silicon on chip. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Enables zero-wait-state execution from Flash at 216 MHz, reducing code size overhead vs. external RAM execution. |
| Dual USB OTG with HS PHY | On-chip HS PHY supports 480 Mbps data transfer without external PHY, lowering BOM cost and PCB area in USB host applications. |
| TCM RAM allocation | 256 KB data TCM + 16 KB instruction TCM provides deterministic latency for real-time ISR and control loops. |
| Triple-interleaved ADC | 7.2 MSPS aggregate sampling enables synchronized capture of three motor phase currents with <100 ns inter-channel skew. |
| 5 V-tolerant I/Os | 138 pins tolerate 5 V logic levels while powered from 3.3 V, eliminating level shifters in legacy interface integration (e.g., RS-232, industrial sensors). |
Applications
| Industrial Motor Control Gateway | Audio-Enabled Edge Node |
|---|---|
Use Scenario: Central gateway managing BLDC/PMSM drives, collecting encoder feedback, and relaying CAN bus commands to distributed inverters. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC algorithms at 20 kHz PWM frequency with synchronized ADC sampling and CAN message scheduling. Use Value: Dual 32-bit timers running at 216 MHz generate precise complementary PWM with dead-time insertion; triple-interleaved ADC captures all three phase currents within one PWM period. | Use Scenario: Voice-controlled smart sensor node with local speech preprocessing, acoustic echo cancellation, and USB audio streaming to host PC. IC Role / Device Role / Timing Role: Audio signal processor handling I²S input from MEMS mics, FIR filtering, and USB audio class 2.0 streaming via OTG_HS. Use Value: Dual SAI peripherals drive stereo mic array and speaker output simultaneously; PLLI2S generates bit clock with ±50 ppm accuracy required for USB audio sync. |
| Human-Machine Interface (HMI) | Secure Firmware Update Terminal |
Use Scenario: Touch-enabled display terminal in factory automation, rendering GUIs, logging sensor data, and communicating over RS-485 and Ethernet. IC Role / Device Role / Timing Role: Application processor managing TFT-LCD interface (via FSMC), touch controller, and dual CAN for machine status reporting. Use Value: 140 GPIOs include dedicated FSMC pins for 8-/16-bit parallel LCD interface; 5 V-tolerant I/Os interface directly with legacy RS-485 transceivers. | Use Scenario: Field-deployable service terminal performing authenticated firmware updates over USB or SD card for connected industrial equipment. IC Role / Device Role / Timing Role: Secure boot loader verifying signed firmware images using embedded hash engine and public-key cryptography acceleration. Use Value: Proprietary Code Readout Protection (PCROP) prevents extraction of cryptographic keys; 528-byte OTP stores root-of-trust certificates for chain-of-trust validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB), Ethernet MAC, no USB HS PHY - uses external PHY via ULPI or MII | Better suited for networked gateway applications requiring TCP/IP stack offload and large OTA image storage | Select when Ethernet connectivity and >1 MB firmware space outweigh USB HS PHY integration needs |
| STM32H743VIT6 | Cortex-M7 @ 480 MHz, dual-core option (M7+M4), 1 MB Flash, no USB HS PHY on chip | Targeted at ultra-high-throughput applications like real-time video analytics or dual-domain control systems | Choose for >300 MHz compute headroom and heterogeneous processing; accept added complexity of external HS PHY |
Compared with STM32F767ZIT6 and STM32H743VIT6, the STM32F723IEK6 uniquely delivers integrated USB HS PHY in LQFP64 - reducing component count and layout risk for compact USB audio or peripheral host designs where Ethernet or dual-core are unnecessary.
Availability
STM32F723IEK6 is available at Aetrix Electronics and suitable for industrial motor control gateways, audio-enabled edge nodes, and secure firmware update terminals requiring stable component supply and long-term production support.
Supply support for STM32F723IEK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and sensor technologies for industrial, automotive, and consumer markets.
The STM32F7 series targets high-end embedded applications demanding real-time performance, rich connectivity, and hardware-accelerated signal processing - with the F723 variant optimized for USB audio, motor control, and compact HMI solutions.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F723IEK6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and L1 cache (8 KB instruction + 8 KB data). This configuration enables zero-wait-state execution from Flash memory, verified per DS11853 Rev 9 Section 3.1. The internal voltage regulator and VCAP decoupling capacitors must meet specified tolerances to sustain this frequency under full load.
Does STM32F723IEK6 support USB High-Speed device mode without external components?
Yes - the part integrates a full-speed PHY and a dedicated high-speed PHY on-die, allowing native USB 2.0 High-Speed (480 Mbps) device operation without external transceivers. This is confirmed in DS11853 Rev 9 Section 3.30 and Table 2, distinguishing it from F722 variants that lack the on-chip HS PHY.
How many ADC channels can be used simultaneously in triple interleaved mode?
In triple interleaved mode, all 24 ADC channels (across three 12-bit ADCs) can be sampled concurrently at up to 7.2 MSPS aggregate rate. Each ADC handles eight channels, with hardware synchronization ensuring sub-100 ns skew - detailed in DS11853 Rev 9 Section 3.33 and Table 2.
What package and pin count does STM32F723IEK6 use, and is it pin-compatible with other F723 variants?
STM32F723IEK6 uses the LQFP64 package (10 × 10 mm, 0.5 mm pitch) with 64 pins. It shares identical pinout and electrical characteristics with other STM32F723xx LQFP64 variants (e.g., STM32F723ICT6), enabling direct substitution within the same package footprint per DS11853 Rev 9 Section 7.1 and Table 10.
STM32F723IEK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-UFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 138
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F723IEK6 FAQ
1.How can I place an order for STM32F723IEK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F723IEK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F723IEK6 reliable?
The price and inventory of STM32F723IEK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F723IEK6 is usually 5 days.
3.What payment methods are accepted for STM32F723IEK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F723IEK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F723IEK6?
STM32F723IEK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F723IEK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F723IEK6?
For technical support, including STM32F723IEK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F723IEK6 requirements.
6.How does Aetrix verify that STM32F723IEK6 is sourced from the original manufacturer or authorized distributors?
All STM32F723IEK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F723IEK6 meets industry standards.
7.What is the process for return or replacement of STM32F723IEK6?
All STM32F723IEK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F723IEK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F723IEK6 part is unused and in its original packaging.
Return procedure for STM32F723IEK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F723IEK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

