STMicroelectronics STM32F723IET6
- Part No.:
- STM32F723IET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32F723IET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:199
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F723IET6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, featuring 512 KB Flash, 256+16+4 KB SRAM (including TCM and backup RAM), dual USB OTG (FS/HS), three 12-bit ADCs (up to 7.2 MSPS in triple interleaved mode), and two 12-bit DACs. It targets real-time industrial control, motor drive, and audio processing systems requiring deterministic execution and rich peripheral integration.
For engineers reviewing the STM32F723IET6 datasheet, STM32F723IET6 pinout, STM32F723IET6 application, or STM32F723IET6 equivalent, key selection considerations include its 216 MHz Cortex-M7 core with L1 cache, dual-mode Quad-SPI interface, USB HS/FS OTG with dedicated DMA, 140 GPIOs (138 5 V-tolerant), and support for external SDRAM/NOR/NAND via flexible memory controller.
Technical Context
The STM32F723IET6 implements an adaptive real-time accelerator (ART Accelerator) with 8 KB instruction and 8 KB data caches, enabling zero-wait-state execution from Flash and external memories. Its memory subsystem includes 256 KB data TCM RAM for time-critical data, 16 KB instruction TCM RAM for latency-sensitive routines, and 4 KB backup SRAM retained in Standby mode with VBAT.
It integrates dual USB OTG controllers: one full-speed with on-chip PHY, and one high-speed/full-speed with dedicated DMA, on-chip FS/HS PHY, and optional ULPI support. The device supports true random number generation, CRC calculation unit, subsecond-accurate RTC with hardware calendar, and 96-bit unique ID - all essential for secure, time-aware embedded applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance |
| Flash Memory | 512 KB with read/write protection and PCROP for firmware security |
| SRAM | 256 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM |
| ADC | Three 12-bit ADCs, up to 24 channels, 7.2 MSPS aggregate sampling in triple interleaved mode |
| DAC | Two 12-bit DACs with output buffers and configurable trigger sources |
| USB Interfaces | USB OTG FS (on-chip PHY) + USB OTG HS (dedicated DMA, on-chip FS/HS PHY or ULPI) |
| Timers | Up to 18 timers: 13×16-bit, 2×32-bit, plus SysTick, independent/window watchdogs, and low-power timer |
| Communication | 21 interfaces: 3×I²C, 4×USART/UART, 5×SPI (3 with I²S), 2×SAI, 1×CAN 2.0B, 2×SDMMC |
Pinout & Package
LQFP64 package (10 × 10 mm, 0.5 mm pitch), 64-pin quad flat leaded package with exposed thermal pad. Pin functions validated per STMicroelectronics DS11853 Rev 9, Table 10 (STM32F722xx/723xx pin and ball definition) and Figure 11 (LQFP64 pinout).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Core and I/O supply pins (1.7–3.6 V); multiple VDD/VSS pairs ensure stable decoupling and noise immunity |
| VCAP1, VCAP2 | Internal voltage regulator bypass | Connect 2.2 µF ceramic capacitors to stabilize internal 1.2 V regulator; mandatory for reliable 216 MHz operation |
| NRST | Active-low reset input | Asynchronous reset signal; internal pull-up enables reset on power-up; compatible with open-drain external reset ICs |
| BOOT0 | Boot mode selection | High at reset selects system memory bootloader; low selects user Flash; requires external pull-down for normal operation |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 140 total GPIOs; 138 are 5 V-tolerant, enabling direct interfacing with legacy 5 V peripherals without level shifters |
| PA11/PA12, PB14/PB15 | USB OTG FS signals | D+/D− for full-speed USB device/host/OTG; internal transceivers eliminate need for external PHY |
| ULPI_D[7:0], ULPI_CLK, ULPI_DIR, etc. | USB OTG HS physical layer interface | Supports external high-speed PHY via ULPI standard; enables 480 Mbps USB communication when on-chip HS PHY not used |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 Cache | Enables zero-wait-state execution from Flash and external memories, eliminating pipeline stalls in deterministic real-time loops |
| Dual USB OTG Controllers | Simultaneous FS and HS operation allows concurrent device enumeration and high-bandwidth data streaming (e.g., audio + mass storage) |
| Triple Interleaved ADC Mode | 7.2 MSPS aggregate sampling across three ADCs enables synchronized multi-channel acquisition for motor current sensing or vibration analysis |
| Flexible Memory Controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND flash, and SRAM - critical for HMI displays, protocol stacks, or firmware-over-the-air (FOTA) update buffering |
| TCM RAM Allocation | 256 KB data TCM + 16 KB instruction TCM provides low-latency, deterministic memory access for control algorithms and ISR code |
| True Random Number Generator | Meets NIST SP 800-90B entropy requirements for cryptographic key generation and secure boot validation |
Applications
| Industrial Motor Control | Audio Signal Processing |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors or servo drives. IC Role / Device Role / Timing Role: Real-time computation engine executing FOC algorithm at ≥20 kHz PWM update rate, synchronizing ADC sampling, PWM generation, and CAN feedback. Use Value: 216 MHz Cortex-M7 with TCM RAM ensures sub-microsecond interrupt latency; triple ADC interleaving captures simultaneous phase currents with <100 ns skew. | Use Scenario: Multi-channel digital audio mixer with I²S input, SAI output, and USB audio class streaming. IC Role / Device Role / Timing Role: Audio hub managing sample-rate conversion, mixing, and USB audio endpoint buffering with jitter-free timing via dedicated audio PLLs (PLLI2S/PLLSAI). Use Value: Dual SAI interfaces support stereo I²S + TDM; USB OTG HS enables 24-bit/192 kHz bidirectional streaming without CPU overhead via dedicated DMA. |
| Human-Machine Interface (HMI) | Secure IoT Edge Node |
Use Scenario: Touch-enabled color display with graphics acceleration, local storage, and Ethernet/Wi-Fi co-processor interface. IC Role / Device Role / Timing Role: Application processor running FreeRTOS/GUI framework, driving TFT-LCD via FSMC/FMC, managing SD card logging and serial comms to wireless module. Use Value: 512 KB Flash stores GUI assets and firmware; FMC supports parallel LCD interface and NAND boot; 140 GPIOs route touch, buttons, LEDs, and expansion headers. | Use Scenario: Industrial sensor gateway aggregating Modbus RTU, CAN bus, and analog inputs, then encrypting and transmitting data via TLS over cellular. IC Role / Device Role / Timing Role: Secure edge controller performing cryptographic operations (AES-256, SHA-256), secure boot, and trusted firmware updates using PCROP and RNG. Use Value: Hardware RNG and CRC unit accelerate crypto; PCROP protects bootloader and keys; 4 KB backup SRAM retains session keys during brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB) and SRAM (512+128+4 KB); adds Ethernet MAC, FMC with 16-bit SDRAM support, and more timers | Suitable for complex networking gateways or Linux-capable edge devices requiring larger code footprint and Ethernet connectivity | Select when Ethernet, larger memory, or enhanced FMC bandwidth is required; not pin-compatible with LQFP64 |
| STM32H743VIT6 | Dual-core (Cortex-M7 + M4), higher clock (480 MHz), 2 MB Flash, 1 MB SRAM, DSI host, and advanced security (TZ, PKA) | Targeted at safety-critical or AI-edge inference applications needing asymmetric multiprocessing and hardware crypto acceleration | Choose for next-generation designs demanding dual-core isolation, higher throughput, or TrustZone-based security partitioning |
Compared with STM32F767ZIT6 and STM32H743VIT6, the STM32F723IET6 offers optimal balance of performance, peripheral richness, and compact LQFP64 packaging for cost-sensitive, space-constrained industrial and audio applications - without over-provisioning memory or features.
Availability
STM32F723IET6 is available at Aetrix Electronics and suitable for industrial motor control, audio signal processing, human-machine interface (HMI), and secure IoT edge node applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32F723IET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32F7-series is engineered for high-end embedded applications demanding real-time determinism, rich connectivity, and advanced signal processing - bridging the gap between traditional MCUs and application processors.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F723IET6 achieves 216 MHz maximum CPU frequency using its internal 16 MHz RC oscillator multiplied by the main PLL, with ART Accelerator and L1 cache enabled to sustain zero-wait-state execution from Flash. External crystal (4–26 MHz) or HSE bypass mode may also be used for higher precision timing, but the 216 MHz rating assumes full cache and ART activation per DS11853 Rev 9 Section 3.1.
Does STM32F723IET6 support external SDRAM, and what interface is used?
Yes, the STM32F723IET6 supports external SDRAM via its Flexible Memory Controller (FMC), which provides a 16-bit data bus, address lines, and control signals (RAS/CAS/WE/CLK/CS). SDRAM support is confirmed in DS11853 Rev 9 Section 3.8 and Table 2, though SDRAM timing parameters require careful PCB layout and register configuration per Section 6.3.30.
How many USB interfaces does this MCU have, and what are their capabilities?
The STM32F723IET6 integrates two independent USB controllers: USB OTG FS (full-speed, 12 Mbps, with on-chip PHY) and USB OTG HS (high-speed, 480 Mbps, with dedicated DMA and either on-chip HS/FS PHY or ULPI interface). Both support device, host, and OTG roles, enabling simultaneous use - e.g., USB audio streaming (HS) while acting as a CDC device (FS).
Is the STM32F723IET6 pin-compatible with other STM32F7 packages like LQFP100 or LQFP144?
No, the STM32F723IET6 uses the LQFP64 package (64 pins), while LQFP100, LQFP144, and other variants have different pin counts, layouts, and signal allocations. Pin compatibility is only maintained within the same package option (e.g., STM32F723IEK6 in WLCSP100 is not pin-compatible with STM32F723IET6). Refer to Table 10 and Section 4 of DS11853 Rev 9 for exact pin definitions per package.
STM32F723IET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 138
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F723IET6 FAQ
1.How can I place an order for STM32F723IET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F723IET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F723IET6 reliable?
The price and inventory of STM32F723IET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F723IET6 is usually 5 days.
3.What payment methods are accepted for STM32F723IET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F723IET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F723IET6?
STM32F723IET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F723IET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F723IET6?
For technical support, including STM32F723IET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F723IET6 requirements.
6.How does Aetrix verify that STM32F723IET6 is sourced from the original manufacturer or authorized distributors?
All STM32F723IET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F723IET6 meets industry standards.
7.What is the process for return or replacement of STM32F723IET6?
All STM32F723IET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F723IET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F723IET6 part is unused and in its original packaging.
Return procedure for STM32F723IET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F723IET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

