STMicroelectronics STM32F723IET7
- Part No.:
- STM32F723IET7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32F723IET7.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:399
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F723IET7 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, dual USB OTG (FS/HS), three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and 140 GPIOs - deployed in industrial HMI, motor control gateways, and real-time audio processing systems.
For engineers reviewing the STM32F723IET7 datasheet, STM32F723IET7 pinout, STM32F723IET7 application, or STM32F723IET7 equivalent, key selection criteria include its dual USB OTG PHY support (integrated HS/FS), ART Accelerator + L1 cache enabling zero-wait-state Flash execution, TCM RAM partitioning for deterministic real-time routines, and bxCAN 2.0B interface for automotive-grade communication.
Technical Context
The STM32F723IET7 implements an Arm Cortex-M7 core with tightly coupled memory (TCM) architecture: 64 KB data TCM RAM for time-critical variables and 16 KB instruction TCM RAM for latency-sensitive code, both accessible at full 216 MHz CPU frequency. Its adaptive real-time accelerator (ART) includes 8 KB instruction and 8 KB data caches to eliminate Flash wait states.
It integrates dual USB OTG controllers - one full-speed with on-chip PHY, one high-speed with dedicated DMA and dual PHY options (on-chip HS/FS or ULPI) - alongside a flexible external memory controller supporting SDRAM, NOR/NAND, and PSRAM, enabling complex embedded applications requiring external frame buffers or firmware overlays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance - enables real-time signal processing and multitasking without external co-processors. |
| Memory | 512 KB Flash (with PCROP protection), 256 KB SRAM + 16 KB ITCM + 64 KB DTCM + 4 KB backup SRAM - supports secure firmware storage, deterministic ISR execution, and RTC-persistent data retention. |
| ADC/DAC | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), two 12-bit DACs - suitable for closed-loop motor control with simultaneous current/voltage sensing and analog actuator output. |
| Connectivity | USB OTG HS/FS (dual PHY), 3× I²C, 4× USART/UART, 5× SPI, 2× SAI, 1× CAN 2.0B, 2× SDMMC - enables multi-protocol gateway design with audio streaming, fieldbus interfacing, and removable media support. |
| Timers | Up to 18 timers including 2× 32-bit and 13× 16-bit general-purpose timers, plus low-power timer (LPTIM1) active in Stop mode - provides precise PWM generation, encoder counting, and ultra-low-power wake-up timing. |
| Package | LQFP100 (14 × 14 mm, 0.5 mm pitch) with 100 pins - offers balanced I/O count, thermal performance, and PCB assembly compatibility for industrial control modules. |
Pinout & Package
LQFP100 package: 14 × 14 mm body, 0.5 mm lead pitch, exposed thermal pad (EP), RoHS-compliant, rated for industrial temperature range (–40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O power supply / ground | Separate 1.7–3.6 V domains for analog/digital sections; decoupling required per datasheet Section 6.3.6. |
| VCAP1, VCAP2 | Internal voltage regulator bypass capacitors | 10 µF ceramic caps mandatory for stable 1.2 V core supply; placement within 1 cm of pins critical for noise immunity. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external push-button or supervisor IC assertion. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O with alternate functions | 140 total GPIOs; up to 138 are 5 V-tolerant; all support interrupt generation and configurable pull-up/down. |
| USB_OTG_HS_ ULPI_xxx | High-speed USB ULPI interface signals | Supports external HS PHY via 8-bit parallel ULPI bus (D0–D7, CLK, DIR, NXT, STP); optional when on-chip HS PHY is used. |
| OTG_HS_ DM/DP | Integrated USB HS differential pair | On-chip HS PHY eliminates need for external transceiver; requires 27 Ω series resistors and proper PCB impedance control (90 Ω diff). |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 Cache | 8 KB instruction + 8 KB data cache enables zero-wait-state execution from Flash at 216 MHz - eliminates performance penalty of embedded Flash latency. |
| Dual USB OTG Controllers | One FS-only with integrated PHY; one HS/FS with selectable on-chip HS PHY or ULPI interface - simplifies USB host/device/OTG implementation across speed tiers. |
| TCM Memory Architecture | 16 KB ITCM + 64 KB DTCM accessible at full CPU clock - guarantees deterministic timing for real-time control loops and interrupt service routines. |
| Flexible External Memory Controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND flash up to 32-bit data bus - enables external graphics frame buffers, firmware update partitions, or large lookup tables. |
| True Random Number Generator (RNG) | NIST SP800-90B compliant entropy source - meets cryptographic requirements for secure boot, TLS key generation, and anti-cloning features. |
Applications
| Industrial HMI Panel | Motor Control Gateway |
|---|---|
Use Scenario: Touch-enabled operator interface with real-time status display, local data logging, and Ethernet-to-fieldbus bridging. IC Role / Device Role / Timing Role: Main application processor executing FreeRTOS, driving TFT LCD via FSMC, managing CANopen slave nodes, and handling USB device firmware updates. Use Value: Dual USB OTG allows simultaneous firmware update (device mode) and diagnostic trace capture (host mode); TCM RAM ensures jitter-free touch response and display refresh. | Use Scenario: Compact servo drive controller integrating position feedback, current sensing, and fieldbus communication for robotic joints. IC Role / Device Role / Timing Role: Real-time motion controller running PID loops at 20 kHz, sampling dual ADCs in triple interleaved mode, generating 3-phase PWM via advanced timers. Use Value: 7.2 MSPS ADC throughput enables simultaneous sampling of three phase currents; 216 MHz CPU delivers sub-1 µs loop latency for high-bandwidth torque control. |
| Audio DSP Node | Secure IoT Edge Node |
Use Scenario: Low-latency audio preprocessing unit for beamforming microphone arrays in smart speakers. IC Role / Device Role / Timing Role: Audio front-end processor receiving I²S/SAI inputs, applying FIR filtering, and forwarding processed streams via USB Audio Class or Ethernet. Use Value: Dual SAI interfaces support independent left/right I²S streams; audio PLL (PLLI2S/PLLSAI) provides jitter-free clocking for 192 kHz/24-bit audio paths. | Use Scenario: Cellular-connected sensor aggregator with secure OTA updates, tamper detection, and encrypted data upload. IC Role / Device Role / Timing Role: Trusted execution environment host using MPU-protected memory regions, RNG for key derivation, and hardware CRC for firmware integrity verification. Use Value: Proprietary Code Readout Protection (PCROP) prevents reverse engineering of bootloader; 96-bit unique ID enables device identity binding in cloud provisioning flows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB), larger package (LQFP144), adds Ethernet MAC, no USB HS PHY - uses external PHY | Better suited for networked industrial controllers requiring TCP/IP stack and large code footprint | Select when Ethernet connectivity and >1 MB Flash are mandatory; avoid if LQFP100 footprint or integrated USB HS is required. |
| STM32H743VIT6 | Higher CPU speed (480 MHz), dual-core (Cortex-M7 + M4), 1 MB Flash, enhanced security (AES/HASH/PUF), no USB HS PHY | Targeted at safety-critical or crypto-intensive applications needing ASIL-B compliance or secure boot chain | Choose for next-gen designs demanding higher compute density or PSA Level 3 certification - not drop-in due to pinout and peripheral register differences. |
Compared with STM32F767ZIT6 and STM32H743VIT6, the STM32F723IET7 delivers optimal balance of USB HS integration, compact LQFP100 packaging, and deterministic real-time performance - making it ideal for cost-constrained, space-limited edge nodes where dual USB roles and TCM-based latency control are essential.
Availability
STM32F723IET7 is available at Aetrix Electronics and suitable for industrial HMI, motor control gateways, and real-time audio processing systems requiring stable component supply, long-term manufacturability, and qualified industrial temperature grade operation.
Supply support for STM32F723IET7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs - serving industrial, automotive, and consumer markets with vertically integrated manufacturing.
The STM32F7-series targets high-end embedded applications demanding real-time determinism, rich connectivity, and advanced signal processing - designed specifically for industrial automation, motor control, and human-machine interface platforms.
FAQ
What is the maximum operating temperature rating for STM32F723IET7?
The STM32F723IET7 is qualified for industrial temperature range: –40°C to +105°C ambient. This rating applies to the LQFP100 package under specified thermal conditions (JEDEC JESD51-2), with derating required above 85°C ambient depending on PCB copper area and airflow. Thermal resistance (θJA) is 37°C/W per datasheet Table 15.
Does STM32F723IET7 support USB High-Speed device mode with on-chip PHY?
Yes - the STM32F723IET7 integrates a dedicated USB OTG HS controller with on-chip high-speed PHY, supporting full-speed and high-speed device/host/OTG operation without external transceivers. It requires only 27 Ω series resistors on DP/DM lines and proper 90 Ω differential impedance routing per Section 3.30 of DS11853 Rev 9.
How much SRAM is allocated to TCM and what is its access latency?
The STM32F723IET7 allocates 16 KB as instruction TCM (ITCM) and 64 KB as data TCM (DTCM), both accessible at full 216 MHz with zero wait states and no cache arbitration delay. These regions are mapped to fixed AXI addresses (0x00000000 for ITCM, 0x20000000 for DTCM) and are protected by the MPU for deterministic real-time execution.
Can the STM32F723IET7 execute code directly from external SDRAM via the FMC?
No - the Flexible Memory Controller (FMC) supports external SDRAM for data storage only; code execution is restricted to internal Flash, SRAM, or TCM memory. The FMC does not provide XIP (eXecute-In-Place) capability for SDRAM due to lack of prefetch and timing constraints; however, DMA can efficiently move code segments into ITCM for execution.
STM32F723IET7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 138
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F723IET7 FAQ
1.How can I place an order for STM32F723IET7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F723IET7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F723IET7 reliable?
The price and inventory of STM32F723IET7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F723IET7 is usually 5 days.
3.What payment methods are accepted for STM32F723IET7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F723IET7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F723IET7?
STM32F723IET7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F723IET7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F723IET7?
For technical support, including STM32F723IET7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F723IET7 requirements.
6.How does Aetrix verify that STM32F723IET7 is sourced from the original manufacturer or authorized distributors?
All STM32F723IET7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F723IET7 meets industry standards.
7.What is the process for return or replacement of STM32F723IET7?
All STM32F723IET7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F723IET7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F723IET7 part is unused and in its original packaging.
Return procedure for STM32F723IET7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F723IET7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

