My Inquiry
My Account
STMicroelectronics STM32F723ZCI6
- Part No.:
- STM32F723ZCI6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-UFBGA
- Datasheet:
-
STM32F723ZCI6.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 144UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,149
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F723ZCI6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, dual USB OTG (FS/HS), three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and 140 I/Os - deployed in industrial HMI, motor control gateways, and audio-enabled edge nodes.
For engineers reviewing the STM32F723ZCI6 datasheet, STM32F723ZCI6 pinout, STM32F723ZCI6 application, or STM32F723ZCI6 equivalent, key selection considerations include its dual USB OTG PHY support (integrated HS/FS), 216 MHz real-time execution with ART Accelerator + L1 cache, triple-interleaved ADC throughput (7.2 MSPS), and UFBGA144 package compatibility with high-density PCB routing.
Technical Context
The STM32F723ZCI6 implements an Arm Cortex-M7 core with tightly coupled memory (TCM) architecture: 64 KB data TCM RAM for deterministic real-time data handling and 16 KB instruction TCM RAM for latency-critical routines, both accessible at full 216 MHz without wait states. Its adaptive real-time accelerator (ART) enables zero-wait-state execution from Flash via 8 KB instruction and 8 KB data caches.
It integrates dual USB OTG controllers - one full-speed with on-chip PHY, and one high-speed/full-speed with dedicated DMA and dual PHY support (on-chip HS/FS or external ULPI) - alongside a flexible memory controller supporting SDRAM, NOR/NAND, and PSRAM, plus dual-mode Quad-SPI for XIP-capable external flash.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance - enables real-time signal processing and multitasking in resource-constrained edge devices. |
| Memory | 512 KB Flash (with PCROP protection), 256 KB SRAM + 16 KB ITCM + 4 KB backup SRAM - supports secure firmware storage, critical ISR execution, and RTC-persistent data retention. |
| ADC/DAC | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), two 12-bit DACs - suitable for simultaneous multi-channel sensor acquisition and analog waveform generation in motor control or audio feedback loops. |
| USB Interfaces | USB OTG FS (on-chip PHY) + USB OTG HS (dedicated DMA + on-chip HS/FS PHY or ULPI) - enables dual-role host/peripheral operation with high-bandwidth data streaming (e.g., USB audio class or device firmware upgrade). |
| Timers & PWM | Up to 18 timers including two 32-bit general-purpose timers (216 MHz clock), 13x 16-bit timers, and low-power timer - delivers precise motor phase timing, encoder counting, and sub-microsecond PWM resolution. |
| Package | UFBGA144 (7 × 7 mm, 0.5 mm pitch) - provides compact footprint with 138 5 V-tolerant I/Os for industrial interface flexibility and ESD robustness. |
| Clock System | 4–26 MHz external crystal oscillator, internal 16 MHz RC (±1%), 32 kHz RTC oscillator with calibration - ensures accurate timekeeping and stable system startup without external timing components. |
Pinout & Package
STM32F723ZCI6 is housed in a 144-ball Ultra Fine Pitch Ball Grid Array (UFBGA144) package measuring 7 × 7 mm with 0.5 mm ball pitch. This package supports high I/O density, thermal efficiency, and board-level reliability in space-constrained industrial applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Separate 1.7–3.6 V domains enable noise isolation between digital logic, ADC reference, and 5 V-tolerant GPIOs. |
| VSS, VSSA | Digital and analog ground returns | Dedicated analog ground plane minimizes coupling noise into precision ADC/DAC paths. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os (140 total) | 138 pins are 5 V-tolerant; all support interrupt capability and multiple alternate functions (SPI/I2C/USART/SAI/etc.) for flexible peripheral mapping. |
| USB_OTG_HS_ULPI_CLK, D0–D7, DIR, NXT, STP | ULPI interface signals | Enables optional external high-speed PHY connection when on-chip HS PHY is not used - critical for custom USB HS hardware designs. |
| PH0/PH1 | HSE oscillator input/output | Supports 4–26 MHz crystal for precise system clock generation; essential for USB timing compliance and RTC accuracy. |
| PC13/PC14/PC15 | RTC oscillator pins | Connect 32.768 kHz crystal for sub-second RTC accuracy and calendar functionality in battery-backed standby mode. |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + ART Accelerator | 8 KB instruction + 8 KB data cache with adaptive prefetch - eliminates Flash wait states at 216 MHz, enabling deterministic code execution for hard real-time tasks. |
| Dual USB OTG Controllers | Independent FS (on-chip PHY) and HS (dedicated DMA + dual PHY options) - allows concurrent USB device and host operation, e.g., HID peripheral + mass storage host. |
| Flexible Memory Controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND flash up to 32-bit bus width - enables external memory expansion for GUI frame buffers or firmware OTA staging. |
| Triple Interleaved ADC Mode | 7.2 MSPS aggregate sampling across three 12-bit ADCs - captures synchronized multi-sensor data (e.g., motor current, voltage, temperature) within single conversion window. |
| True Random Number Generator (RNG) | NIST SP800-90B compliant entropy source - provides cryptographically secure keys for TLS handshake, secure boot, and device identity provisioning. |
Applications
| Industrial Motor Control Gateway | Audio-Enabled Edge Node |
|---|---|
Use Scenario: Real-time coordination of BLDC motor drives, fieldbus communication (CAN/RS-485), and local HMI rendering in factory automation systems. IC Role / Device Role / Timing Role: Central controller executing FOC algorithms at 216 MHz, managing dual CAN interfaces, and driving SPI-connected display with DMA-accelerated graphics. Use Value: TCM RAM ensures sub-1 µs ISR latency for PWM update; dual USB OTG enables simultaneous firmware update (host mode) and diagnostic logging (device mode). | Use Scenario: Voice-controlled smart sensor node with microphone array, local speech preprocessing, and cloud connectivity via USB or UART-to-WiFi bridge. IC Role / Device Role / Timing Role: Audio front-end processor running FFT and keyword spotting on dual-core-aware RTOS, feeding processed data to external MCU or radio module. Use Value: Dual SAI interfaces support I²S/TDM microphone inputs; 7.2 MSPS ADC interleaving captures wideband acoustic data without channel skew. |
| Secure Industrial HMI Terminal | Medical Sensor Aggregator |
Use Scenario: Touchscreen-based medical equipment UI requiring secure boot, encrypted data logging, and real-time alarm response. IC Role / Device Role / Timing Role: Application processor managing GUI rendering (via LTDC), cryptographic services (AES/RSA via Crypto co-processor), and watchdog-monitored safety logic. Use Value: Proprietary Code Readout Protection (PCROP) prevents firmware extraction; 96-bit unique ID enables device attestation and license binding. | Use Scenario: Portable patient monitor aggregating ECG, SpO₂, and temperature sensors with local trend analysis and Bluetooth LE upload. IC Role / Device Role / Timing Role: Multi-channel analog acquisition hub with synchronized 12-bit ADC sampling, real-time filtering, and low-power Stop-mode operation between measurements. Use Value: Backup SRAM retains waveform history during sleep; LPTIM1 wakes CPU every 100 ms for scheduled sensor reads with <1 µA quiescent current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB), Ethernet MAC, no USB HS PHY - adds RMII but removes integrated HS USB transceiver. | Better suited for networked gateway applications requiring TCP/IP stack offload; less optimal where USB HS streaming is primary I/O. | Select when Ethernet connectivity outweighs need for embedded USB HS PHY; verify PCB layout supports RMII clock constraints. |
| STM32H743ZIT6 | Dual-core (Cortex-M7 + M4), 1 MB Flash, higher clock (480 MHz), no USB HS PHY - adds security features (TRNG, HASH, PKA) and DSI interface. | Ideal for asymmetric multiprocessing (e.g., M7 for control, M4 for comms); requires dual-core RTOS and more complex debug setup. | Choose for advanced security or display integration needs; avoid if USB HS streaming and single-core simplicity are design priorities. |
Compared with STM32F767ZIT6 and STM32H743ZIT6, the STM32F723ZCI6 offers superior USB HS integration with on-die PHY and lower power consumption in Stop mode (1.3 µA typical), making it optimal for portable or USB-centric edge devices where PHY cost, layout complexity, and battery life are decisive.
Availability
STM32F723ZCI6 is available at Aetrix Electronics and suitable for industrial motor control gateways, audio-enabled edge nodes, and secure medical HMIs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32F723ZCI6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32F7-series targets high-performance embedded applications demanding real-time responsiveness, rich connectivity, and advanced peripherals - optimized for industrial automation, motor control, and audio processing with deterministic latency and memory flexibility.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F723ZCI6 achieves 216 MHz maximum CPU frequency using its Arm Cortex-M7 core with FPU, supported by the Adaptive Real-Time Accelerator (ART) and 8 KB instruction/data caches. Zero-wait-state execution is guaranteed from Flash memory when ART and L1 cache are enabled, verified per DS11853 Rev 9 Section 3.1.
Does STM32F723ZCI6 support USB High-Speed device mode with on-chip PHY?
Yes - the STM32F723ZCI6 integrates a dedicated USB OTG HS controller with on-chip high-speed PHY, enabling full-speed and high-speed device/host/OTG operation without external transceivers. This is confirmed in Section 2.2 and Table 2 of DS11853 Rev 9.
How many 5 V-tolerant I/Os does the UFBGA144 package provide?
The STM32F723ZCI6 in UFBGA144 package supports up to 138 5 V-tolerant I/Os, as specified in the "Features" section of DS11853 Rev 9 (page 1). This enables direct interfacing with legacy 5 V peripherals without level shifters in industrial control applications.
What low-power modes are available and what is the lowest current draw?
The device supports Sleep, Stop, and Standby modes. In Standby mode with RTC and backup SRAM active, typical current is 1.3 µA (DS11853 Rev 9, Table 32). VBAT supply maintains RTC, 32×32-bit backup registers, and 4 KB backup SRAM during main power loss.
STM32F723ZCI6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-UFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F723ZCI6 FAQ
1.How can I place an order for STM32F723ZCI6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F723ZCI6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F723ZCI6 reliable?
The price and inventory of STM32F723ZCI6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F723ZCI6 is usually 5 days.
3.What payment methods are accepted for STM32F723ZCI6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F723ZCI6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F723ZCI6?
STM32F723ZCI6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F723ZCI6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F723ZCI6?
For technical support, including STM32F723ZCI6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F723ZCI6 requirements.
6.How does Aetrix verify that STM32F723ZCI6 is sourced from the original manufacturer or authorized distributors?
All STM32F723ZCI6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F723ZCI6 meets industry standards.
7.What is the process for return or replacement of STM32F723ZCI6?
All STM32F723ZCI6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F723ZCI6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F723ZCI6 part is unused and in its original packaging.
Return procedure for STM32F723ZCI6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F723ZCI6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
