My Inquiry
My Account
STMicroelectronics STM32F723ZET7
- Part No.:
- STM32F723ZET7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32F723ZET7.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:229
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F723ZET7 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, dual USB OTG (FS/HS), three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and CAN 2.0B - deployed in industrial motor control systems requiring real-time signal processing and deterministic I/O timing.
For engineers reviewing the STM32F723ZET7 datasheet, STM32F723ZET7 pinout, STM32F723ZET7 application, or STM32F723ZET7 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual-mode Quad-SPI interface, hardware RTC with subsecond accuracy, and support for external SDRAM/NOR via flexible memory controller - critical for HMI, edge AI inference, and multi-protocol gateway designs.
Technical Context
The STM32F723ZET7 integrates an adaptive real-time accelerator (ART Accelerator) and 8 KB instruction + 8 KB data L1 cache, enabling zero-wait-state execution from Flash and external memories. Its AXI-AHB bus matrix supports concurrent high-bandwidth access across CPU, DMA, and peripherals including dual SAI audio interfaces and SDMMC controllers.
It features dual USB OTG controllers: one full-speed with on-chip PHY, and one high-speed/full-speed with dedicated DMA and dual PHY (on-chip HS + FS or ULPI), plus a dedicated USB power domain. The bxCAN interface operates in 2.0B active mode with programmable message filtering and time-triggered communication support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance - enables real-time DSP and floating-point intensive tasks without external coprocessor. |
| Memory | 512 KB Flash (with PCROP protection), 256 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM - supports deterministic interrupt latency and secure firmware storage. |
| ADC | Three 12-bit ADCs, 2.4 MSPS each, up to 24 channels or 7.2 MSPS in triple interleaved mode - suitable for synchronized multi-axis current/voltage sampling in servo drives. |
| USB Interfaces | Dual OTG: OTG_FS (full-speed, on-chip PHY) and OTG_HS (high-speed/full-speed, dedicated DMA + dual PHY) - allows simultaneous host/device roles with guaranteed bandwidth for firmware updates and peripheral bridging. |
| Timers | Up to 18 timers including thirteen 16-bit and two 32-bit general-purpose units, all running at 216 MHz - provides precise PWM generation, encoder counting, and time-stamped event capture for motion control. |
| Connectivity | 1× CAN 2.0B, 5× SPI (54 Mbit/s), 4× USART/UART, 3× I²C, 2× SAI, 2× SDMMC - enables robust fieldbus integration, audio streaming, and secure SD card logging in industrial gateways. |
| Crypto & Security | True random number generator (RNG), CRC calculation unit, 96-bit unique ID, and proprietary code readout protection (PCROP) - meets basic requirements for secure boot and device authentication. |
Pinout & Package
LQFP144 (20 × 20 mm) package with 144 pins, 5 V-tolerant I/Os (138 pins), and 136 fast I/Os supporting up to 108 MHz toggle rate. Pin functions validated per STMicroelectronics DS11853 Rev 9, Table 10 (STM32F722xx/723xx pin and ball definition).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core & analog supply inputs | Separate 1.7–3.6 V domains enable noise-isolated ADC/DAC operation and stable core voltage under dynamic load. |
| VCAP1, VCAP2 | Internal regulator decoupling | Required 2.2 µF ceramic capacitors stabilize internal 1.2 V regulator output - mandatory for reliable 216 MHz operation. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external pull-up and debounced push-button recovery. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins - provide non-intrusive debugging and programming with minimal pin count overhead. |
| PA11/PA12 | USB OTG_FS D+/D− | Dedicated full-speed USB transceiver pins - require 1.5 kΩ pull-up on D+ for device enumeration; no external PHY needed. |
| PH13/PH14 | USB OTG_HS D+/D− | High-speed USB differential pair - supports 480 Mbit/s operation when configured with on-chip HS PHY and proper impedance-controlled routing. |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–26 MHz crystal oscillator connection - enables precise clock source for USB, RTC, and system timing with ±50 ppm stability. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 Cache | Eliminates Flash wait states at 216 MHz, delivering consistent 0-cycle instruction fetch and data access for hard real-time loops. |
| Flexible Memory Controller (FMC) | Supports external SDRAM, PSRAM, NOR/NAND, and LCD parallel interfaces - enables expansion beyond on-chip memory for GUI buffers or firmware OTA staging. |
| Dual-Mode Quad-SPI | Configurable as single/dual/quad-line SPI or memory-mapped XIP interface - accelerates external Flash boot and code execution without CPU intervention. |
| Low-Power Timer (LPTIM1) | Runs in Stop mode from LSE/LSI clock - provides wake-up capability and precise timing for battery-backed sensor polling at microamp current draw. |
| Hardware RTC with Calendar | Subsecond accuracy, alarm/wakeup events, 32×32-bit backup registers, and 4 KB backup SRAM - retains state and time across power cycles without external components. |
Applications
| Industrial Motor Control | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Closed-loop servo drive with field-oriented control (FOC), real-time current sensing, and position feedback via quadrature encoder. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, managing PWM outputs, synchronizing ADC sampling, and handling CAN-based command interface. Use Value: 216 MHz Cortex-M7 with TCM RAM ensures <1 µs interrupt latency for PWM update; triple interleaved ADC delivers synchronized 3-phase current measurement at 20 kHz. | Use Scenario: Touch-enabled industrial panel with TFT display, audio alerts, and local data logging to SD card. IC Role / Device Role / Timing Role: Central HMI processor driving RGB interface, decoding audio via SAI, managing touch controller over I²C, and buffering logs in external SDRAM. Use Value: Dual SAI supports stereo audio playback with low-jitter I²S clocks; FMC enables 16 MB SDRAM for smooth GUI rendering; SDMMC v2.0 handles high-throughput log writes. |
| Multi-Protocol Industrial Gateway | Edge-AI Sensor Node |
Use Scenario: Protocol translator connecting Modbus RTU devices to Ethernet/IP or MQTT cloud infrastructure. IC Role / Device Role / Timing Role: Edge protocol stack executor with CAN, UART, and USB OTG interfaces, performing packet translation and TLS offload. Use Value: Dual USB OTG allows simultaneous firmware update (host mode) and device-side diagnostics (device mode); hardware crypto accelerators reduce TLS handshake latency by >40%. | Use Scenario: Wireless vibration sensor node performing FFT-based anomaly detection and transmitting results via LoRaWAN. IC Role / Device Role / Timing Role: Low-power edge inference engine acquiring accelerometer data, running lightweight neural network model, and managing radio sleep/wake cycles. Use Value: LPTIM1 + backup SRAM enables 5 µA deep-sleep operation with 10 ms wake-up; ART Accelerator reduces inference latency by 3.2× vs. uncached execution from Flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher Flash (2 MB), Ethernet MAC, no USB HS PHY - adds RMII but removes dedicated HS USB transceiver. | Better suited for wired industrial Ethernet gateways; lacks integrated HS USB for peripheral docking stations. | Select when Ethernet connectivity is required and USB HS is not critical; verify PCB layout compatibility due to different pinout and larger LQFP144 footprint. |
| STM32H743ZIT6 | Dual-core (Cortex-M7 + M4), 1 MB Flash, higher clock (480 MHz), no USB HS PHY - adds security features (firewall, TCM isolation) but drops HS USB. | Targeted at safety-critical or secure boot applications; requires dual-core software partitioning and lacks native HS USB device capability. | Choose for ASIL-B functional safety or secure firmware update workflows; avoid if legacy USB HS peripheral compatibility is mandatory. |
Compared with STM32F767ZIT6 and STM32H743ZIT6, the STM32F723ZET7 uniquely balances USB HS integration, deterministic real-time performance, and cost-effective 512 KB Flash - making it optimal for USB-centric edge nodes where HS peripheral attachment and low-latency control coexist.
Availability
STM32F723ZET7 is available at Aetrix Electronics and suitable for industrial motor control, human-machine interface (HMI), and multi-protocol gateway applications requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade traceability.
Supply support for STM32F723ZET7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32F7-series targets high-end embedded applications demanding real-time determinism, rich connectivity, and advanced signal processing - with the F723 variant optimized for USB HS integration, audio, and industrial control without Ethernet overhead.
FAQ
What is the maximum operating temperature range for STM32F723ZET7?
The STM32F723ZET7 is rated for industrial temperature range: –40 °C to +85 °C ambient, validated per DS11853 Rev 9 Section 6.3.1. Thermal derating begins above 70 °C ambient when operating at 216 MHz with full peripheral activation; junction temperature must remain below 125 °C.
Does STM32F723ZET7 support external SDRAM, and what interface is used?
Yes, it supports external SDRAM via the Flexible Memory Controller (FMC) using a 16-bit data bus and standard SDRAM command protocol. Supported densities include 16 MB (4M×32) and 32 MB (8M×32), with timing parameters defined in DS11853 Rev 9 Section 6.3.30 and AN4861 application note.
Can the USB OTG HS interface operate without an external PHY?
Yes - the STM32F723ZET7 integrates both full-speed and high-speed PHYs on-die. When configured for HS mode, it uses the internal HS PHY (not ULPI), eliminating need for external transceivers. Layout requires strict 90 Ω differential impedance and length matching for PH13/PH14 traces.
How many independent 12-bit DAC channels does STM32F723ZET7 provide?
The STM32F723ZET7 integrates two independent 12-bit DAC channels (DAC1 and DAC2), each with configurable output buffer, noise suppression mode, and trigger sources (timers, EXTI, software). Both support continuous or wave generation modes with 1 µs settling time, as specified in DS11853 Rev 9 Section 3.35 and Table 6.3.28.
STM32F723ZET7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F723ZET7 FAQ
1.How can I place an order for STM32F723ZET7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F723ZET7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F723ZET7 reliable?
The price and inventory of STM32F723ZET7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F723ZET7 is usually 5 days.
3.What payment methods are accepted for STM32F723ZET7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F723ZET7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F723ZET7?
STM32F723ZET7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F723ZET7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F723ZET7?
For technical support, including STM32F723ZET7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F723ZET7 requirements.
6.How does Aetrix verify that STM32F723ZET7 is sourced from the original manufacturer or authorized distributors?
All STM32F723ZET7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F723ZET7 meets industry standards.
7.What is the process for return or replacement of STM32F723ZET7?
All STM32F723ZET7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F723ZET7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F723ZET7 part is unused and in its original packaging.
Return procedure for STM32F723ZET7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F723ZET7 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
