STMicroelectronics STM32F733IEK6
- Part No.:
- STM32F733IEK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32F733IEK6.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F733IEK6 from STMicroelectronics is a 32-bit Arm® Cortex®-M7 microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 512 KB Flash, 256+16+4 KB SRAM, dual USB OTG (FS/HS), three 12-bit ADCs (2.4 MSPS), two 12-bit DACs, and CAN 2.0B - deployed in industrial HMI, motor control gateways, and audio-enabled edge nodes.
For engineers reviewing the STM32F733IEK6 datasheet, STM32F733IEK6 pinout, STM32F733IEK6 application, or STM32F733IEK6 equivalent, key selection factors include its 216 MHz real-time performance with L1 cache, dual USB OTG PHY support (including HS with dedicated DMA), integrated AES-256 and TRNG for secure firmware updates, and 140 I/Os with 138 5 V-tolerant pins for mixed-voltage system interfacing.
Technical Context
The STM32F733IEK6 implements an Arm Cortex-M7 core with adaptive real-time accelerator (ART Accelerator) and 8 KB instruction + 8 KB data L1 cache, enabling zero-wait-state execution from Flash or external memory. Its AXI/AHB bus matrix supports concurrent high-bandwidth access across CPU, DMA, and peripherals including FMC, Quad-SPI, and dual SAI.
It integrates dual USB OTG controllers: one full-speed (OTG_FS) with on-chip PHY, and one high-speed/full-speed (OTG_HS) with dedicated DMA, on-chip FS PHY, and selectable HS PHY or ULPI interface - enabling simultaneous host/device roles and isochronous audio streaming via SAI+PLLI2S/PLLSAI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max, 462 DMIPS - enables deterministic real-time control loops and floating-point math for sensor fusion or motor algorithms. |
| Memory | 512 KB Flash (with PCROP), 256 KB DTCM+ITCM+backup SRAM - supports secure boot, critical ISR execution in TCM, and RTC-persistent data storage. |
| ADC | 3× 12-bit, 2.4 MSPS (7.2 MSPS interleaved) - sufficient for multi-axis current/voltage sampling in servo drives or power quality monitoring. |
| USB | Dual OTG: OTG_FS (on-chip FS PHY) + OTG_HS (dedicated DMA, on-chip FS/HS PHY or ULPI) - allows embedded device to act as USB audio class host while serving as CDC ACM peripheral. |
| Crypto | AES-128/256 hardware accelerator + TRNG - accelerates TLS handshake and firmware signature verification without CPU overhead. |
| I/O | 140 GPIOs, 138 5 V-tolerant - simplifies interface to legacy 5 V logic, industrial sensors, and RS-485 transceivers without level shifters. |
| Timers | Up to 18 timers including 2× 32-bit and 13× 16-bit (1 low-power in Stop mode) - supports PWM generation, encoder capture, and precise time-stamping for synchronized motion control. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin quad flat configuration optimized for cost-sensitive, space-constrained industrial control modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O supply rails | Separate 1.7–3.6 V domains enable independent power sequencing; VCAP1/VCAP2 decoupling required for regulator stability. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Configurable as digital input/output, alternate function (AF), or analog; 138 pins tolerate 5 V - reduces BOM count in mixed-voltage designs. |
| PH0/PH1 | HSE oscillator inputs | Support 4–26 MHz crystal; essential for USB HS timing accuracy and system clock precision (±50 ppm). |
| PA11/PA12 | USB OTG_FS DM/DP | Full-speed differential pair with integrated transceiver - eliminates external PHY for basic USB device/host functions. |
| PA9/PA10 | USART1 TX/RX | Default debug console interface; supports LIN, IrDA, and modem control - used for bootloader communication and field diagnostics. |
| PD0/PD1 | OSC_IN/OSC_OUT | Optional 32.768 kHz LSE crystal connection for RTC calendar operation with subsecond accuracy and VBAT backup. |
Key Features
| Feature | Design Value |
|---|---|
| L1 Cache + ART Accelerator | 8 KB instruction + 8 KB data cache enables zero-wait-state execution from Flash - cuts interrupt latency and improves deterministic response in real-time tasks. |
| Dual USB OTG Controllers | OTG_FS (integrated PHY) + OTG_HS (dedicated DMA, dual PHY options) - supports simultaneous USB audio streaming and mass storage device emulation without CPU polling. |
| Flexible Memory Controller (FMC) | 32-bit bus supporting NOR/NAND/PSRAM/SDRAM - enables expansion of code/data space for HMI graphics buffers or protocol stack heaps. |
| Quad-SPI Interface | Dual-mode (memory-mapped + indirect) with execute-in-place (XIP) capability - allows direct code execution from external flash, reducing internal Flash usage. |
| Security Peripherals | AES-256 accelerator + TRNG + 96-bit unique ID + PCROP - meets IEC 62443-3-3 requirements for secure firmware update and device identity binding. |
Applications
| Industrial Motor Control Gateway | Secure Edge Node for Predictive Maintenance |
|---|---|
Use Scenario: Central controller aggregating CAN-based servo drives, analog sensor inputs, and Ethernet backhaul in CNC machinery. IC Role / Device Role / Timing Role: Real-time master node executing PID loops at 20 kHz, managing CAN 2.0B comms, and buffering sensor data in TCM RAM before Ethernet upload. Use Value: 216 MHz Cortex-M7 + 18 timers ensures jitter-free PWM generation and synchronized encoder capture across 4 axes; 512 KB Flash hosts dual-bank OTA firmware. | Use Scenario: Vibration/temperature monitoring unit mounted on rotating equipment, transmitting encrypted telemetry via LoRaWAN. IC Role / Device Role / Timing Role: Sensor fusion hub running FFT on ADC samples, generating AES-encrypted packets, and managing low-power duty cycling via LPTIM1. Use Value: TRNG + AES-256 hardware acceleration enables <10 ms encryption per packet; 4 KB backup SRAM retains calibration data during battery swaps. |
| Audio-Enabled Human Machine Interface | Medical Diagnostic Data Logger |
Use Scenario: Touchscreen panel with voice prompt feedback, local audio playback, and USB-C connectivity for configuration. IC Role / Device Role / Timing Role: Audio subsystem controller using dual SAI interfaces, PLLI2S for sample-rate precision, and OTG_HS for high-bandwidth USB audio class streaming. Use Value: Dual SAI + audio PLLs support stereo I²S + TDM simultaneously; 138 5 V-tolerant I/Os simplify integration with resistive touch and LED drivers. | Use Scenario: Portable ECG/SpO₂ recorder storing raw waveform data to microSD, with USB reprogramming and clinical-grade timestamping. IC Role / Device Role / Timing Role: Precision data acquisition engine using triple-interleaved ADC (7.2 MSPS), RTC with hardware calendar, and SDMMC host for FAT32 logging. Use Value: 3× 12-bit ADCs achieve >90 dB SNR at 1 kSPS; backup SRAM + VBAT maintains RTC accuracy during SD card hot-swap events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB Flash, no USB HS PHY - requires external HS PHY or ULPI transceiver. | Targeted at AI inference at edge (CMSIS-NN), not USB audio streaming; lacks integrated HS PHY for plug-and-play OTG HS. | Select when needing >2x CPU throughput and dual-core RTOS partitioning; avoid if USB HS device/host must operate without external PHY. |
| STM32F767ZIT6 | LQFP144 package, 2 MB Flash, same 216 MHz core, but adds Ethernet MAC and higher peripheral count - larger footprint and higher cost. | Suitable for gateway applications requiring native 10/100 Ethernet, but over-specified for pure USB/audio/motor control use cases. | Choose only when Ethernet connectivity is mandatory; STM32F733IEK6 offers identical real-time performance in smaller LQFP64 form factor. |
Compared with STM32H743VIT6, the STM32F733IEK6 delivers full USB HS functionality out-of-box with on-chip PHY, while offering lower BOM cost and smaller PCB area; versus STM32F767ZIT6, it provides identical CPU performance and USB/audio features in a compact 64-pin package, eliminating unused Ethernet and extra Flash overhead.
Availability
STM32F733IEK6 is available at Aetrix Electronics and suitable for industrial motor control gateways, secure edge telemetry nodes, and audio-enabled HMIs requiring stable component supply across multi-year production cycles.
Supply support for STM32F733IEK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and hardware security - specifically engineered for industrial automation, medical devices, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F733IEK6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and L1 cache (8 KB instruction + 8 KB data), enabling zero-wait-state execution from Flash or external memory. This frequency is sustained under full voltage (3.3 V) and ambient temperature (–40°C to 85°C), validated per DS11854 Rev 7 Section 6.3.1.
Does this MCU support USB High-Speed device mode without external components?
Yes - the STM32F733IEK6 integrates a full USB 2.0 high-speed PHY (480 Mbps) alongside dedicated DMA and on-chip full-speed PHY, allowing true HS device/host/OTG operation without external transceivers. This is confirmed in Section 3.30 and Table 48 of DS11854 Rev 7.
How many ADC channels are available and what is their effective sampling rate?
The device integrates three independent 12-bit ADCs, each capable of 2.4 MSPS. In triple interleaved mode, they achieve 7.2 MSPS aggregate throughput across up to 24 channels - verified in Section 3.34 and Table 24 of the datasheet, with timing constraints defined in Section 6.3.24.
What package type and pin count does STM32F733IEK6 use?
The STM32F733IEK6 uses the LQFP64 package (10 × 10 mm, 0.5 mm pitch) with 64 pins, as specified in Table 10 (pin definition) and Section 7.1 of DS11854 Rev 7. This package includes VCAP1/VCAP2 pins for voltage regulator decoupling and supports all core peripherals including USB OTG_FS/HS and CAN.
STM32F733IEK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 138
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F733IEK6 FAQ
1.How can I place an order for STM32F733IEK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F733IEK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F733IEK6 reliable?
The price and inventory of STM32F733IEK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F733IEK6 is usually 5 days.
3.What payment methods are accepted for STM32F733IEK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F733IEK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F733IEK6?
STM32F733IEK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F733IEK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F733IEK6?
For technical support, including STM32F733IEK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F733IEK6 requirements.
6.How does Aetrix verify that STM32F733IEK6 is sourced from the original manufacturer or authorized distributors?
All STM32F733IEK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F733IEK6 meets industry standards.
7.What is the process for return or replacement of STM32F733IEK6?
All STM32F733IEK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F733IEK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F733IEK6 part is unused and in its original packaging.
Return procedure for STM32F733IEK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F733IEK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

