STMicroelectronics STM32F745IET6
- Part No.:
- STM32F745IET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32F745IET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F745IET6 from STMicroelectronics is a high-performance ARM® Cortex®-M7 32-bit microcontroller with FPU, operating at up to 216 MHz (462 DMIPS), featuring 1 MB Flash, 320 KB + 16 KB + 4 KB SRAM, USB OTG HS/FS, 10/100 Ethernet MAC, and dual CAN 2.0B interfaces. It integrates LCD-TFT controller (XGA), Chrom-ART Accelerator™, dual Quad-SPI, and parallel camera interface - deployed in industrial HMI, medical imaging front-ends, and real-time motor control systems.
For engineers reviewing the STM32F745IET6 datasheet, STM32F745IET6 pinout, STM32F745IET6 application, or STM32F745IET6 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual USB OTG (FS + HS), IEEE 1588v2 Ethernet support, triple 12-bit ADCs (7.2 MSPS interleaved), and TFBGA100 package compatibility with thermal and routing constraints for high-density PCBs.
Technical Context
The STM32F745IET6 implements an adaptive real-time accelerator (ART Accelerator™) with 4 KB instruction and 4 KB data caches, enabling zero-wait-state execution from Flash or external memory. Its AXI-AHB bus matrix supports concurrent high-bandwidth access across CPU, DMA2D, Ethernet MAC, and FMC.
It features dual USB OTG controllers (one full-speed with on-chip PHY, one high-speed with ULPI support), a 10/100 Ethernet MAC with dedicated DMA and hardware IEEE 1588v2 timestamping, and two independent CAN 2.0B controllers - all operating concurrently under deterministic NVIC priority management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M7 with FPU, 216 MHz max, 462 DMIPS @ 2.14 DMIPS/MHz - enables real-time signal processing and multitasking without external co-processors. |
| Memory | 1 MB Flash + 320 KB SRAM (data TCM) + 16 KB SRAM (instruction TCM) + 4 KB backup SRAM - supports large firmware images, real-time buffers, and RTC-persistent data storage. |
| ADC | Three 12-bit ADCs, 2.4 MSPS each, 7.2 MSPS in triple interleaved mode - sufficient for simultaneous sampling of motor phase currents, voltage rails, and temperature sensors. |
| Connectivity | 2× CAN 2.0B, 1× 10/100 Ethernet MAC (MII/RMII), 4× USART, 6× SPI, 4× I²C, 2× SAI, SPDIFRX, HDMI-CEC - enables multi-protocol industrial fieldbus integration and audio/video edge processing. |
| Graphics & Imaging | LCD-TFT controller (XGA), Chrom-ART Accelerator™ (DMA2D), 8–14-bit parallel DCMI (54 MB/s) - allows direct drive of color displays and hardware-accelerated UI rendering without CPU load. |
| Package | TFBGA100 (8 × 8 mm, 0.8 mm pitch) - compact footprint with 100 I/Os, 166 5 V-tolerant pins, and thermal performance suitable for convection-cooled industrial modules. |
| Clock System | 4–26 MHz HSE oscillator, 32 kHz LSE for RTC, internal 16 MHz RC (±1%), audio PLL (PLLI2S), and LCD PLL (PLLSAI) - supports precise timing for Ethernet, audio, and display synchronization. |
Pinout & Package
STM32F745IET6 uses a 100-ball Thin Fine-Pitch Ball Grid Array (TFBGA100) package with 0.8 mm pitch, 8 × 8 mm body, and standard JEDEC MO-277A footprint. Pin assignments follow ST's documented ball map for STM32F745xx series, with VDD/VSS power distribution optimized for low-noise analog and high-speed digital domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDUSB | Power supply inputs | Dedicated 1.7–3.6 V supplies for digital core, analog subsystem, and USB PHY - require separate decoupling to meet noise immunity specs. |
| VSS, VSSA, VBUS | GND and USB detection | Separate digital/analog ground planes; VBUS monitors USB host presence for OTG role negotiation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 166 5 V-tolerant pins; many support multiple alternate functions including ETH, CAN, USB, DCMI, and LCD signals. |
| PH0/PH1 | HSE oscillator input/output | 4–26 MHz crystal connection; critical for Ethernet MAC timing accuracy and system clock stability. |
| PC1, PC4–PC5 | Ethernet MAC interface | MII/RMII signals (TXD0–3, RXD0–3, TX_EN, CRS_DV, REF_CLK) - require controlled impedance routing per IEEE 802.3. |
| PD0–PD7, PE0–PE11 | LCD-TFT data/control bus | 8080/6800 mode parallel interface supporting up to XGA (1024×768) resolution with hardware pixel blending via DMA2D. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ + L1 cache | Enables zero-wait-state execution from Flash at 216 MHz - eliminates code relocation to RAM for deterministic real-time response. |
| Chrom-ART Accelerator™ (DMA2D) | Hardware-accelerated 2D graphics operations (copy, blend, fill) - reduces CPU load by >90% in GUI rendering versus software-only implementations. |
| Dual USB OTG controllers | Independent FS (on-chip PHY) and HS (ULPI-capable) paths - allows simultaneous device/host roles, e.g., USB mass storage + USB HID + Ethernet bridging. |
| IEEE 1588v2 hardware timestamping | Sub-microsecond precision time-stamping in Ethernet MAC - essential for synchronized motion control and industrial time-sensitive networking (TSN). |
| Triple interleaved ADC | 7.2 MSPS aggregate sampling rate across three 12-bit ADCs - captures fast transients in multi-axis motor drives or power quality analyzers. |
Applications
| Industrial HMI Panels | Medical Imaging Front-Ends |
|---|---|
Use Scenario: Touch-enabled color display panels in PLC cabinets and factory-floor operator stations. IC Role / Device Role / Timing Role: Primary application processor managing TFT LCD (XGA), capacitive touch controller, Ethernet backhaul, and local CAN bus diagnostics. Use Value: Integrated Chrom-ART Accelerator™ renders smooth animations at 60 fps while CPU handles protocol stacks - no external GPU required. | Use Scenario: Portable ultrasound or endoscopy devices requiring real-time image capture and display. IC Role / Device Role / Timing Role: Image acquisition hub interfacing CMOS sensor (DCMI), performing real-time histogram equalization (via DMA2D), and driving LVDS display interface. Use Value: Parallel DCMI (54 MB/s) and hardware DMA2D enable 30 fps HD video pipeline with <50 µs latency from sensor to screen. |
| Multi-Protocol Industrial Gateways | High-Performance Motor Drives |
Use Scenario: Edge gateway consolidating Modbus TCP, CANopen, and EtherCAT fieldbus traffic into cloud-uplink Ethernet. IC Role / Device Role / Timing Role: Dual-CAN + Ethernet MAC + multiple UARTs/USARTs serve as protocol translation engine with deterministic packet scheduling. Use Value: Hardware IEEE 1588v2 timestamping synchronizes distributed drives across CAN/Ethernet - eliminates need for external PTP grandmaster. | Use Scenario: Servo drives with field-oriented control (FOC), current sensing, and position feedback. IC Role / Device Role / Timing Role: Real-time controller executing FOC loop at 20 kHz using triple interleaved ADCs, PWM timers, and encoder quadrature inputs. Use Value: 13x 16-bit timers running at 216 MHz provide sub-100 ns PWM resolution and precise dead-time insertion for IGBT gate drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F746IGT6 | Same core, peripherals, and package; adds embedded Chrom-ART Accelerator™-enhanced LCD-TFT controller with RGB interface and LTDC layer blending. | Better suited for RGB display systems requiring alpha blending and overlay layers; lacks DCMI in some variants. | Select when RGB panel interface and advanced UI compositing outweigh need for parallel camera input. |
| STM32H743VIT6 | Dual-core (Cortex-M7 + Cortex-M4), higher clock (480 MHz), double Flash/SRAM, enhanced crypto, but larger LQFP100 package and no native DCMI. | Targeted at security-critical or ultra-high-throughput applications (e.g., encrypted edge AI inference); requires redesign for camera or legacy display interfaces. | Choose only if dual-core isolation, AES/HASH accelerators, or >216 MHz compute throughput are mandatory - not a drop-in replacement. |
Compared with STM32F746IGT6, the STM32F745IET6 offers superior DCMI bandwidth and identical TFBGA100 footprint for space-constrained imaging designs; versus STM32H743VIT6, it provides better analog integration (triple ADC, DAC) and lower BOM cost for single-core deterministic control with camera+display co-processing.
Availability
STM32F745IET6 is available at Aetrix Electronics and suitable for industrial HMIs, medical imaging front-ends, and high-performance motor control systems requiring stable component supply, long-term lifecycle assurance, and qualified sourcing traceability.
Supply support for STM32F745IET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs - serving industrial, automotive, and consumer markets since 1987.
The STM32F7 series targets high-end real-time embedded applications demanding both computational performance and rich peripheral integration - designed specifically for deterministic control, graphics-rich UIs, and multi-protocol connectivity in resource-constrained environments.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F745IET6 achieves 216 MHz via its ARM Cortex-M7 core with ART Accelerator™ and 4 KB instruction/data caches. This enables zero-wait-state execution from Flash or external memory. The maximum frequency requires proper VDD supply (≥2.7 V), correct HSE/LSE configuration, and clock tree setup per RM0385 reference manual Section 6.2.3.
Does STM32F745IET6 support hardware encryption or secure boot?
No - unlike the STM32H7 or STM32L5 series, the STM32F745IET6 does not integrate cryptographic accelerators (AES, HASH, PKA) or tamper-detection circuitry. Secure boot must be implemented in software using external secure elements or bootloader validation against signed firmware images stored in protected Flash sectors.
Can the Ethernet MAC operate in RMII mode with this package?
Yes - the TFBGA100 package exposes all required RMII signals (REF_CLK, CRS_DV, RXD0/1, TXD0/1, TX_EN) on dedicated balls (e.g., PA1, PA2, PB11–PB13, PC1, PC4–PC5). RMII mode reduces pin count vs MII and is fully supported in HAL and CubeMX with PHY initialization via MDIO/MDC.
What is the purpose of the 4 KB backup SRAM and how is it powered?
The 4 KB backup SRAM retains data during Standby and VBAT modes using the VBAT supply (1.65–3.6 V). It is accessible only when VDD is off and VBAT is present, and supports 32×32-bit backup registers. Data integrity is maintained across power cycles, making it ideal for storing calibration coefficients or last-known operational states.
STM32F745IET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SAI, SD, SPDIF-Rx, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 320K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F745IET6 FAQ
1.How can I place an order for STM32F745IET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F745IET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F745IET6 reliable?
The price and inventory of STM32F745IET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F745IET6 is usually 5 days.
3.What payment methods are accepted for STM32F745IET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F745IET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F745IET6?
STM32F745IET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F745IET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F745IET6?
For technical support, including STM32F745IET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F745IET6 requirements.
6.How does Aetrix verify that STM32F745IET6 is sourced from the original manufacturer or authorized distributors?
All STM32F745IET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F745IET6 meets industry standards.
7.What is the process for return or replacement of STM32F745IET6?
All STM32F745IET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F745IET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F745IET6 part is unused and in its original packaging.
Return procedure for STM32F745IET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F745IET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

