STMicroelectronics STM32F765IIT6
- Part No.:
- STM32F765IIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32F765IIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:608
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F765IIT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with integrated FPU, delivering 462 DMIPS at 216 MHz, 2 MB dual-bank flash, 512 KB SRAM (including 128 KB data TCM), and full-featured USB OTG HS/FS, Ethernet MAC, LCD-TFT + DSI display interfaces, and triple CAN 2.0B controllers - deployed in industrial HMI, medical imaging front-ends, and real-time motor control systems.
For engineers reviewing the STM32F765IIT6 datasheet, STM32F765IIT6 pinout, STM32F765IIT6 application, or STM32F765IIT6 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual-bank flash for seamless firmware updates, hardware JPEG codec and Chrom-ART accelerator for GUI rendering, MIPI DSI host supporting 720p30, and 168 I/Os with 5 V tolerance - all in a 176-pin LQFP package.
Technical Context
The STM32F765IIT6 implements a tightly coupled memory architecture with separate 16 KB I/D caches, ART Accelerator enabling zero-wait-state execution from flash, and dual-bank flash allowing concurrent read-while-write operations. Its AXI-AHB bus matrix supports parallel access to flash, SRAM, and peripherals without contention.
It integrates three independent clock domains: main system clock (up to 216 MHz), audio/LCD PLLs (PLLI2S/PLLSAI), and MIPI D-PHY PLL for DSI timing - each with dedicated voltage regulators and calibration circuits. The DSI host controller uses embedded MIPI D-PHY compliant with LP/HS modes and supports up to 4 lanes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS, 16 KB I/D cache, MPU support |
| Memory | 2 MB dual-bank flash (read-while-write), 512 KB SRAM (128 KB data TCM + 16 KB instruction TCM + 4 KB backup) |
| Display Interface | LCD-TFT controller (XGA resolution) + MIPI DSI host (4-lane, 720p30 @ 30 Hz) |
| Connectivity | USB 2.0 HS/FS OTG (with ULPI & on-chip PHY), 10/100 Ethernet MAC (IEEE 1588v2), 3× CAN 2.0B, 4× I2C, 6× SPI, 4× USART/UART |
| Analog Peripherals | 3× 12-bit ADC (2.4 MSPS, up to 24 channels), 2× 12-bit DAC, DFSDM (8 channels / 4 filters), true RNG, temperature sensor |
| Package & I/O | LQFP176 (24 × 24 mm), 168 I/Os with interrupt capability, up to 166 5 V-tolerant pins, ECOPACK2 compliant |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) for 2D graphics composition, hardware JPEG codec (encode/decode) |
Pinout & Package
LQFP176 (24 × 24 mm, 0.5 mm pitch) package with exposed thermal pad; 176 leads arranged in four sides, supporting 168 general-purpose I/Os, multiple power/ground pins (VDD/VSS/VCAP), and dedicated analog/digital supply domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate 1.7–3.6 V domains for digital core, analog, and I/O banks - enables mixed-signal isolation and low-noise ADC operation |
| VCAP1, VCAP2 | Internal regulator decoupling | Required 2.2 µF ceramic capacitors per pin; critical for stable 1.2 V core voltage regulation during dynamic load transitions |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 168 total GPIOs; up to 166 support 5 V tolerance; configurable as AF functions for all peripherals including DSI, SDMMC, FMC |
| PH13–PH15, PI0–PI11 | DSI host interface | Dedicated MIPI D-PHY lanes (CLKP/N, DAT0P/N through DAT3P/N); require controlled impedance routing (90–100 Ω differential) |
| PD0–PD15, PE0–PE15 | LCD-TFT controller signals | Supports 24-bit RGB interface (HSYNC/VSYNC/DOTCLK/DE) and up to XGA (1024×768) resolution with programmable timing |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash memory | Enables over-the-air (OTA) firmware updates without halting real-time operation - critical for medical and industrial safety-critical systems |
| Chrom-ART Accelerator (DMA2D) | Offloads CPU from bitmap blending, image rotation, and alpha-blending tasks - reduces GUI rendering latency by >70% vs software-only implementation |
| Hardware JPEG codec | Full encode/decode acceleration for YUV422/JPEG baseline; processes 1 MP images in <120 ms at 216 MHz - used in portable ultrasound and endoscopy devices |
| MIPI DSI host (4-lane) | Supports 720p30 video streaming directly to panel; eliminates external bridge ICs and reduces BOM cost in compact HMI displays |
| Flexible memory controller (FMC) | Direct interface to SDRAM, NOR/NAND flash, PSRAM - enables external frame buffer for high-resolution GUIs or real-time data logging buffers |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled factory floor operator interface with animated graphics and real-time process visualization. IC Role / Device Role / Timing Role: Primary application processor managing GUI rendering via DMA2D, driving 720p DSI display, and communicating with PLC via dual CAN and Ethernet. Use Value: Dual-bank flash allows secure firmware updates during runtime; hardware JPEG accelerates thumbnail generation for equipment status logs. |
Use Scenario: Portable ultrasound device requiring real-time beamforming data processing and live grayscale image display. IC Role / Device Role / Timing Role: Central MCU handling ADC data acquisition (2.4 MSPS), JPEG compression of B-mode frames, and DSI output to embedded display. Use Value: 128 KB data TCM RAM ensures deterministic latency for time-critical DSP kernels; 5 V-tolerant I/Os simplify connection to legacy transducer interface logic. |
| Advanced Motor Drive Controller | Secure IoT Gateway |
Use Scenario: Multi-axis servo drive with field-oriented control (FOC), real-time diagnostics, and web-based configuration UI. IC Role / Device Role / Timing Role: Real-time control unit executing FOC loops at 20 kHz using TCM RAM, while simultaneously hosting embedded web server via Ethernet MAC. Use Value: Three independent CAN buses enable daisy-chained drives, encoder feedback, and safety network - all synchronized via shared system clock domain. |
Use Scenario: Edge gateway aggregating Modbus, CAN, and BLE sensor data, performing local analytics, and forwarding to cloud via TLS-secured Ethernet. IC Role / Device Role / Timing Role: Secure application host running FreeRTOS with TrustZone-enabled crypto services (RNG, AES acceleration), managing multi-protocol connectivity stack. Use Value: Hardware RNG and 96-bit unique ID support secure device identity provisioning; IEEE 1588v2 timestamping enables precise sensor fusion across distributed nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | LQFP144 package (144 pins), reduced I/O count (114), no DSI host, same core/peripherals except missing MIPI D-PHY and LCD-TFT controller | Suitable for Ethernet/CAN gateways without embedded display; lacks display subsystem required for HMI use cases | Select when display interface is unnecessary and board space or cost constraints favor smaller package |
| STM32H743VIT6 | Cortex-M7 @ 480 MHz, 2 MB flash, 1 MB RAM, dual-core (M7+M4), no DSI host but adds GPU (Chrom-ART enhanced), higher power consumption | Better suited for AI inference at edge (e.g., vision defect detection) but requires more complex thermal/power design | Choose for next-gen applications needing >2× compute throughput and dual-core RTOS partitioning - not drop-in compatible due to pinout and peripheral differences |
Compared with STM32F765IIT6, the STM32F767ZIT6 sacrifices display capability and I/O count for compactness, while the STM32H743VIT6 delivers higher performance and memory but increases complexity and power - making the F765IIT6 optimal for display-rich, real-time embedded systems balancing capability, footprint, and thermal envelope.
Availability
STM32F765IIT6 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and advanced motor control applications requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32F765IIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32F7 series targets high-end real-time embedded applications demanding both computational performance and rich peripheral integration - especially where graphics, connectivity, and deterministic control coexist in resource-constrained environments.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F765IIT6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and 16 KB I/D caches, enabling zero-wait-state execution from flash. It requires proper VCAP1/VCAP2 decoupling (2.2 µF each), stable 1.7–3.6 V supply, and correct PLL configuration using the internal 16 MHz RC or external 4–26 MHz crystal. Thermal derating begins above 85°C ambient.
Does STM32F765IIT6 support MIPI DSI panels natively?
Yes - it integrates a full MIPI DSI host controller with compliant D-PHY physical layer supporting 1–4 data lanes and clock lane, capable of 720p30 (1280×720 @ 30 Hz) video output. External level-shifting or termination resistors are not required, but PCB layout must meet MIPI impedance and skew requirements (≤5 ps/lane).
How does dual-bank flash enable safe firmware updates?
Dual-bank flash allows one bank to execute code while the other is erased and reprogrammed - enabling atomic, fail-safe OTA updates. The bootloader validates new firmware CRC before switching banks, and the NVIC remapping feature ensures vector table relocation without reset. This meets IEC 62443-3-3 SL2 requirements for secure update mechanisms.
What are the key thermal considerations for LQFP176 packaging?
The LQFP176 package has an exposed thermal pad requiring solder connection to a dedicated PCB copper pour (≥4 cm²) with ≥4 thermal vias (0.3 mm diameter) to inner ground planes. Junction-to-ambient thermal resistance (θJA) is 30°C/W; sustained 216 MHz operation with full peripheral activation requires ≤65°C ambient or active airflow to maintain <125°C junction temperature.
STM32F765IIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F765IIT6 FAQ
1.How can I place an order for STM32F765IIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F765IIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F765IIT6 reliable?
The price and inventory of STM32F765IIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F765IIT6 is usually 5 days.
3.What payment methods are accepted for STM32F765IIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F765IIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F765IIT6?
STM32F765IIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F765IIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F765IIT6?
For technical support, including STM32F765IIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F765IIT6 requirements.
6.How does Aetrix verify that STM32F765IIT6 is sourced from the original manufacturer or authorized distributors?
All STM32F765IIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F765IIT6 meets industry standards.
7.What is the process for return or replacement of STM32F765IIT6?
All STM32F765IIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F765IIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F765IIT6 part is unused and in its original packaging.
Return procedure for STM32F765IIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F765IIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

