STMicroelectronics STM32F765NGH6
- Part No.:
- STM32F765NGH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 216-TFBGA
- Datasheet:
-
STM32F765NGH6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 216TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F765NGH6 from STMicroelectronics is an Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, featuring 2 MB dual-bank flash, 512 KB SRAM (including 128 KB data TCM), USB OTG HS/FS, MIPI DSI host controller, and LCD-TFT controller supporting XGA resolution. It targets high-performance embedded applications such as industrial HMI, medical imaging front-ends, and real-time motor control systems requiring deterministic execution and rich peripheral integration.
For engineers reviewing the STM32F765NGH6 datasheet, STM32F765NGH6 pinout, STM32F765NGH6 application, or STM32F765NGH6 equivalent, key selection considerations include its dual-bank flash for seamless firmware updates, 128 KB data TCM RAM for time-critical algorithms, hardware JPEG codec for image processing acceleration, and MIPI DSI interface for low-power display connectivity in space-constrained designs.
Technical Context
The STM32F765NGH6 implements a tightly coupled memory architecture with separate 16 KB I/D L1 caches and ART Accelerator, enabling zero-wait-state execution from flash at 216 MHz. Its Cortex-M7 core includes MPU, DSP instructions, and double-precision FPU for signal-intensive workloads.
Peripheral integration centers on high-bandwidth parallel interfaces: MIPI DSI host (supporting 720p30), LCD-TFT controller (XGA), dual SDMMC, three CAN 2.0B controllers, and Ethernet MAC with IEEE 1588v2 hardware timestamping - all coordinated via AXI-AHB bus matrix and 16-stream DMA with FIFOs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with double-precision FPU, 462 DMIPS @ 216 MHz - enables real-time floating-point control loops and audio/video processing without external coprocessors. |
| Flash Memory | 2 MB dual-bank flash with read-while-write - allows over-the-air firmware updates without halting application execution. |
| SRAM | 512 KB total: 128 KB data TCM + 16 KB instruction TCM + 4 KB backup + 364 KB system SRAM - TCM blocks guarantee deterministic latency for critical ISR and control code. |
| Display Interface | MIPI DSI host controller (720p30) + LCD-TFT controller (XGA) - supports high-resolution, low-power displays in portable medical and industrial HMI devices. |
| Connectivity | 3× CAN 2.0B, 10/100 Ethernet MAC with IEEE 1588v2, USB OTG HS/FS, 4× USART (12.5 Mbps), 6× SPI (54 Mbps) - meets requirements for industrial networking and multi-protocol gateway designs. |
| Analog Peripherals | 3× 12-bit ADC (2.4 MSPS, up to 24 channels), 2× 12-bit DAC, DFSDM (8 channels), temperature sensor - suitable for precision sensor fusion and closed-loop analog control. |
| Security & Trust | 96-bit unique ID, true RNG, CRC calculation unit, tamper-detect capable RTC - provides foundational elements for secure boot and device identity management. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins; RoHS-compliant ECOPACK2. Pinout validated per STMicroelectronics DS11532 Rev 9, Section 4 (Pinouts and pin description), Table 11 (pin and ball definitions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VCAP1, VCAP2 | Power supply inputs | Separate analog/digital domains and internal regulator decoupling - require dedicated 2.2 µF ceramic capacitors on VCAP1/VCAP2 for stable 216 MHz operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button recovery circuits. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 168 fast I/Os (108 MHz), 166 of which are 5 V-tolerant - simplifies level-shifting in mixed-voltage systems and legacy interface integration. |
| PH13–PH15, PI0–PI12 | MIPI DSI host signals | D-PHY lanes (CLKP/N, DAT0P/N–DAT3P/N) supporting LP/HS modes - enables direct connection to DSI display panels without bridge ICs. |
| PD0–PD15, PE0–PE15 | LCD-TFT controller interface | 24-bit RGB + HSYNC/VSYNC/DE/CLK - drives native XGA (1024×768) displays at 60 Hz with minimal external logic. |
| PA11/PA12, PB14/PB15 | USB OTG FS/HS physical layer | D+/D− for full-speed; ULPI interface for high-speed - supports dual-role USB functionality with dedicated DMA for zero-CPU-overhead transfers. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Enables 0-wait-state execution from flash at 216 MHz - eliminates performance penalty of embedded flash vs. external memory. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics composition - reduces CPU load by >70% in GUI rendering tasks like alpha blending and image rotation. |
| Hardware JPEG codec | Real-time encode/decode of JPEG images up to 1024×768 - offloads CPU during camera preview, document scanning, or remote display streaming. |
| Flexible memory controller (FMC) | Supports NOR, PSRAM, SDRAM/LPSDR, NAND - enables expansion of code/data space beyond internal memories for complex HMI or data logging applications. |
| Dual-mode Quad-SPI | Single/dual/quad-line operation with memory-mapped mode - allows direct XIP execution from external QSPI flash, reducing BOM cost and PCB area. |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering via Chrom-ART, touch controller interface, and CAN/Ethernet communication with field devices. Use Value: Dual-bank flash enables safe firmware updates during runtime; MIPI DSI reduces EMI and connector count versus parallel RGB interfaces. |
Use Scenario: Portable ultrasound or endoscopy device requiring real-time image capture, JPEG compression, and local display. IC Role / Device Role / Timing Role: Central image processor handling DCMI sensor input, hardware JPEG encoding, and MIPI DSI output to OLED panel. Use Value: Hardware JPEG codec achieves 30 fps encoding at 720p without CPU intervention; 128 KB data TCM ensures deterministic frame buffering. |
| Smart Grid Gateway | High-Performance Motor Drive Controller |
Use Scenario: Substation edge node aggregating data from multiple IEDs via CAN, Ethernet, and RS-485, then forwarding to SCADA via TLS-secured MQTT. IC Role / Device Role / Timing Role: Secure network gateway executing protocol translation, encryption (via RNG + CRC), and time-synchronized logging using IEEE 1588v2. Use Value: Triple CAN + Ethernet MAC with hardware timestamping enables precise event correlation across distributed grid assets. |
Use Scenario: Servo drive for robotics or CNC requiring multi-axis position control, current sensing, and real-time PWM generation. IC Role / Device Role / Timing Role: Real-time motion controller running field-oriented control (FOC) algorithms on Cortex-M7 FPU, sampling ADCs at 2.4 MSPS, and updating 16-bit PWM timers at 216 MHz. Use Value: 16 KB instruction TCM RAM guarantees sub-1 µs interrupt latency for current loop closure; DFSDM filters sigma-delta current sensors directly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Same core/peripherals but in LQFP144 (20×20 mm); adds Ethernet PHY interface (not just MAC); no MIPI DSI; same 2 MB flash/512 KB RAM. | Better suited for Ethernet-centric gateways where PHY integration reduces component count; lacks display interface for HMI-focused designs. | Select when board layout prioritizes integrated Ethernet PHY and larger pin count over display connectivity. |
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, 1 MB RAM, enhanced crypto accelerators; no MIPI DSI; adds Octo-SPI and GPU. | Targets ultra-high-throughput applications (e.g., AI inference at edge, 4K video processing); higher power and cost than F765. | Choose when computational headroom exceeds F765 capabilities and dual-core isolation is required for safety-critical partitioning. |
Compared with STM32F767ZIT6, the STM32F765NGH6 trades Ethernet PHY integration and package size for MIPI DSI and compact LQFP100 - making it optimal for display-rich, space-constrained HMI. Against STM32H743VIT6, it offers lower power, proven toolchain maturity, and sufficient performance for most real-time control + graphics use cases without H7's complexity premium.
Availability
STM32F765NGH6 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and smart grid gateways requiring stable component supply, long-term manufacturability, and full production lifecycle support.
Supply support for STM32F765NGH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32F7 series targets high-end embedded applications demanding real-time performance, rich graphics, and industrial connectivity - bridging the gap between mainstream Cortex-M4 and application processors in cost-sensitive, power-aware designs.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F765NGH6 achieves 216 MHz maximum CPU frequency using its internal voltage regulator, 16 KB I/D L1 cache, and ART Accelerator. This requires stable 1.7–3.6 V supply, proper VCAP1/VCAP2 decoupling (2.2 µF each), and clock configuration via PLL with HSE (4–26 MHz) or HSI (16 MHz) source. No external oscillator is mandatory due to factory-trimmed 16 MHz RC.
Does STM32F765NGH6 support hardware JPEG encoding and decoding?
Yes - it integrates a dedicated hardware JPEG codec supporting baseline JPEG standard (ISO/IEC 10918-1). It handles both encoding and decoding of YUV422/RGB images up to 1024×768 resolution with DMA-driven data flow, reducing CPU load by up to 90% compared to software-only implementations.
How many I/O pins are 5 V-tolerant and why does this matter?
Up to 166 I/O pins are 5 V-tolerant, meaning they safely interface with 5 V logic without level shifters. This simplifies integration with legacy peripherals (e.g., RS-232 transceivers, older sensors, or industrial I/O modules), reduces BOM cost, and improves system robustness in mixed-voltage environments.
What debug interfaces are supported and what trace capability exists?
The device supports SWD and JTAG interfaces for programming and debugging. It also includes Cortex-M7 Trace Macrocell™ (MTB) for instruction trace and data trace, enabling non-intrusive real-time analysis of program flow and variable states - essential for optimizing real-time control loops and diagnosing timing-critical issues.
STM32F765NGH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 216-TFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F765NGH6 FAQ
1.How can I place an order for STM32F765NGH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F765NGH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F765NGH6 reliable?
The price and inventory of STM32F765NGH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F765NGH6 is usually 5 days.
3.What payment methods are accepted for STM32F765NGH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F765NGH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F765NGH6?
STM32F765NGH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F765NGH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F765NGH6?
For technical support, including STM32F765NGH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F765NGH6 requirements.
6.How does Aetrix verify that STM32F765NGH6 is sourced from the original manufacturer or authorized distributors?
All STM32F765NGH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F765NGH6 meets industry standards.
7.What is the process for return or replacement of STM32F765NGH6?
All STM32F765NGH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F765NGH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F765NGH6 part is unused and in its original packaging.
Return procedure for STM32F765NGH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F765NGH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

