STMicroelectronics STM32F765VGH6
- Part No.:
- STM32F765VGH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
STM32F765VGH6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,464
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F765VGH6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with integrated FPU, delivering 462 DMIPS at 216 MHz, 2 MB dual-bank flash, 512 KB SRAM (including 128 KB data TCM), and advanced peripherals including USB OTG HS/FS, MIPI DSI host controller, LCD-TFT controller, and triple CAN 2.0B interfaces - deployed in industrial HMI, medical imaging front-ends, and real-time motor control systems.
For engineers reviewing the STM32F765VGH6 datasheet, STM32F765VGH6 pinout, STM32F765VGH6 application, or STM32F765VGH6 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual-bank flash for seamless firmware updates, 168 I/Os with 5 V tolerance, hardware JPEG codec, and support for external SDRAM/NAND via flexible memory controller.
Technical Context
The device implements a tightly coupled memory architecture with separate 16 KB I/D caches, ART Accelerator enabling zero-wait-state execution from flash, and dual-bank flash allowing concurrent read-while-write operations. Its AXI-AHB bus matrix supports high-bandwidth parallel access to internal SRAM, external memories, and peripherals.
Real-time capability is enhanced by 128 KB data TCM RAM for time-critical variables and 16 KB instruction TCM RAM for latency-sensitive routines, while the Chrom-ART Accelerator (DMA2D) offloads 2D graphics composition and the hardware JPEG codec enables real-time image encoding/decoding without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance - enables deterministic real-time control with floating-point math acceleration. |
| Flash Memory | 2 MB dual-bank flash with read-while-write - supports live firmware updates and secure boot partitioning. |
| SRAM | 512 KB total: 128 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM - guarantees sub-microsecond access for critical tasks and RTC retention. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) + hardware JPEG codec - reduces CPU load for GUI rendering and image compression in embedded displays. |
| Display Interfaces | LCD-TFT controller (XGA resolution) + MIPI DSI host (720p @ 30 Hz) - drives high-resolution color displays directly without external bridge ICs. |
| Connectivity | 3× CAN 2.0B, 10/100 Ethernet MAC with IEEE 1588v2, USB OTG HS/FS, 6× SPI, 4× USART - meets industrial networking and multi-protocol gateway requirements. |
| Analog Peripherals | 3× 12-bit ADC (2.4 MSPS, up to 24 channels), 2× 12-bit DAC, DFSDM (8 channels) - supports high-fidelity sensor acquisition and precision actuator control. |
| Package | UFBGA176 (10 × 10 mm, 0.65 mm pitch) - compact footprint suitable for space-constrained industrial and medical PCBs. |
Pinout & Package
STM32F765VGH6 is housed in a 176-ball Ultra-Fine-Pitch Ball Grid Array (UFBGA176) package with 0.65 mm ball pitch, designed for high-density routing and thermal efficiency in industrial-grade applications. Pin functions are validated per STMicroelectronics datasheet DS11532 Rev 9, Section 4 ("Pinouts and pin description") and Table 11 ("Pin and ball definitions").
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate analog/digital domains ensure noise isolation; VDDIO2 supports 1.7–3.6 V I/O voltage for flexible interface level translation. |
| VCAP1/VCAP2 | Internal regulator decoupling | Requires 2.2 µF ceramic capacitors per pin - critical for stable 1.2 V core voltage regulation under dynamic load. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external pull-up and debounced push-button recovery. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 166 pins are 5 V-tolerant; all support interrupt generation and multiple alternate functions including DSI, DCMI, and FMC signals. |
| PH13–PH15, PI0–PI11 | MIPI DSI host interface | Dedicated high-speed differential lanes (CLKP/N, DAT0P/N–DAT3P/N) compliant with MIPI D-PHY v1.2 for display panel integration. |
| PD0–PD14, PE0–PE15 | Flexible memory controller (FMC) | Supports NOR/NAND/PSRAM/SDRAM with 32-bit data bus - enables direct connection to external frame buffers or large code storage. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Enables zero-wait-state execution from flash at 216 MHz - eliminates instruction fetch stalls and improves deterministic timing. |
| Dual-bank flash memory | Allows background firmware update: one bank executes while the other is reprogrammed - essential for fail-safe OTA upgrades. |
| Chrom-ART Accelerator (DMA2D) | Performs 2D graphics operations (copy, blend, format conversion) autonomously - reduces CPU utilization in GUI-intensive HMI designs. |
| Hardware JPEG codec | Encodes/decodes JPEG images at up to 30 fps (QVGA) - offloads image processing from Cortex-M7 core for real-time camera-based applications. |
| Triple CAN 2.0B controllers | Independent message filtering, FIFO buffering, and time-triggered communication mode - supports automotive diagnostics and industrial fieldbus redundancy. |
| IEEE 1588v2 Ethernet MAC | Hardware timestamping with sub-100 ns accuracy - enables precise time synchronization in distributed control systems and industrial automation. |
Applications
| Industrial HMI | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with animated graphics and real-time status visualization. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering via DMA2D, driving LCD/DSI display, and communicating with PLC over CAN/Ethernet. Use Value: Dual-bank flash enables safe firmware updates during operation; hardware JPEG codec accelerates thumbnail generation from diagnostic images. | Use Scenario: Portable ultrasound or endoscopy device requiring real-time video capture, compression, and local display. IC Role / Device Role / Timing Role: Central controller interfacing with CMOS image sensor (DCMI), compressing frames via hardware JPEG engine, and outputting to MIPI DSI display panel. Use Value: 2.4 MSPS ADC and DFSDM support high-fidelity analog signal acquisition; 128 KB data TCM ensures deterministic processing of time-critical beamforming algorithms. |
| Motor Control Gateway | Multi-Protocol Industrial Router |
Use Scenario: Field-oriented control (FOC) system integrating servo drives, encoders, and safety I/O over multiple buses. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC loops in ITCM RAM, synchronizing PWM timers, and bridging CAN, Ethernet, and UART networks. Use Value: 15 timers running at 216 MHz provide precise PWM generation and encoder quadrature decoding; triple CAN supports drive daisy-chaining and diagnostics. | Use Scenario: Edge node aggregating Modbus RTU, CANopen, and EtherNet/IP traffic into unified MQTT/HTTP uplink. IC Role / Device Role / Timing Role: Protocol translation hub using dedicated DMA channels for simultaneous UART/CAN/Ethernet packet handling and TLS-secured cloud connectivity. Use Value: 10/100 Ethernet MAC with IEEE 1588v2 enables synchronized time-stamping across field devices; 2 MB flash stores multiple protocol stacks and certificate stores. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, but no built-in MIPI DSI host - requires external bridge for DSI panels. | Lacks native DSI support; better suited for compute-intensive tasks where display is secondary or handled externally. | Select when maximum CPU throughput and dual-core isolation are prioritized over integrated display interface. |
| STM32F767ZGT6 | Same core/peripherals but in LQFP144 package (20 × 20 mm); lacks UFBGA176's board area efficiency and thermal performance. | Lower I/O count (114 vs 166), no 5 V-tolerant I/Os, and no FMC support for external SDRAM - limits scalability in high-bandwidth display or memory expansion use cases. | Select only if legacy LQFP layout compatibility or simplified assembly is required over density and thermal optimization. |
Compared with STM32H743VIT6, STM32F765VGH6 offers superior display integration and lower power at 216 MHz, while STM32F767ZGT6 trades package compactness and I/O flexibility for ease of hand-soldering - making the VGH6 optimal for space-constrained, display-rich industrial edge devices.
Availability
STM32F765VGH6 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and motor control gateways requiring stable component supply, long-term lifecycle assurance, and full traceability through STMicroelectronics' qualified distribution channel.
Supply support for STM32F765VGH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs - with over 40 years of innovation in embedded systems.
The STM32F7 series targets high-end real-time applications demanding both computational performance and rich peripheral integration, particularly where graphics, connectivity, and deterministic control converge - such as smart factory HMIs and portable diagnostic equipment.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F765VGH6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and 16 KB I/D caches, enabling zero-wait-state execution from flash. This requires proper configuration of the flash latency (3WS at 216 MHz), VCAP capacitor placement (2.2 µF each), and stable 1.2 V core supply regulated by the internal LDO. External crystal oscillator must be 4–26 MHz, with PLL multiplication set accordingly.
Does STM32F765VGH6 support external SDRAM, and what interface is used?
Yes, it supports external SDRAM up to 256 MB using the Flexible Memory Controller (FMC) with 32-bit data bus and dedicated SDRAM command/control signals (CK, CKE, CS, RAS, CAS, WE, BA0–BA2). The FMC complies with JEDEC standards and supports auto-refresh, self-refresh, and burst modes - validated in DS11532 Rev 9 Section 3.8 and Table 12.
How many I/O pins are 5 V-tolerant, and which banks support this feature?
STM32F765VGH6 provides up to 166 5 V-tolerant I/Os across GPIO ports A through I, excluding analog-only pins (e.g., VREF+, VREF−) and certain debug pins (SWDIO, SWCLK). Tolerance is inherent to the silicon process and requires no external components - confirmed in DS11532 Rev 9 Section 2.1 and Table 11 pin definitions.
What debugging interfaces does STM32F765VGH6 support, and are they accessible in all low-power modes?
It supports SWD and JTAG via dedicated pins (PA13/SWDIO, PA14/SWCLK, and optional JTCK/JTDI/JTDO/TRST), with SWD being the default and recommended interface. Debug is disabled in Stop and Standby modes but remains active in Sleep mode. The Cortex-M7 Trace Macrocell™ enables real-time instruction tracing when powered - detailed in DS11532 Rev 9 Section 3.45 and 3.46.
STM32F765VGH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-TFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F765VGH6 FAQ
1.How can I place an order for STM32F765VGH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F765VGH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F765VGH6 reliable?
The price and inventory of STM32F765VGH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F765VGH6 is usually 5 days.
3.What payment methods are accepted for STM32F765VGH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F765VGH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F765VGH6?
STM32F765VGH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F765VGH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F765VGH6?
For technical support, including STM32F765VGH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F765VGH6 requirements.
6.How does Aetrix verify that STM32F765VGH6 is sourced from the original manufacturer or authorized distributors?
All STM32F765VGH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F765VGH6 meets industry standards.
7.What is the process for return or replacement of STM32F765VGH6?
All STM32F765VGH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F765VGH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F765VGH6 part is unused and in its original packaging.
Return procedure for STM32F765VGH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F765VGH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)