STMicroelectronics STM32F765VIH6
- Part No.:
- STM32F765VIH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
STM32F765VIH6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,096
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F765VIH6 from STMicroelectronics is an Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, featuring 2 MB dual-bank flash, 512 KB SRAM (including 128 KB data TCM), USB OTG HS/FS, MIPI DSI host controller, and LCD-TFT controller supporting XGA resolution. It targets high-performance embedded applications such as industrial HMIs, medical imaging front-ends, and real-time motor control systems requiring deterministic execution and rich peripheral integration.
For engineers reviewing the STM32F765VIH6 datasheet, STM32F765VIH6 pinout, STM32F765VIH6 application, or STM32F765VIH6 equivalent, key selection considerations include its 216 MHz Cortex-M7 core with L1 cache, dual-bank flash for seamless firmware updates, hardware JPEG codec, Chrom-ART Accelerator for GUI rendering, and support for MIPI DSI displays up to 720p 30 Hz.
Technical Context
The STM32F765VIH6 implements a tightly coupled memory architecture with separate 16 KB I/D caches, ART Accelerator, and dual-bank flash enabling concurrent read-while-write operations - critical for over-the-air firmware updates in safety-aware systems. Its AXI-AHB bus matrix supports high-bandwidth peripherals including Ethernet MAC, SDMMC, and dual USB OTG controllers.
It integrates specialized accelerators: Chrom-ART (DMA2D) for 2D graphics composition, hardware JPEG encoder/decoder, and DFSDM for sigma-delta sensor interfacing. The MIPI D-PHY PLL and DSIHOST controller provide native support for low-power, high-speed display interfaces with precise timing control and lane synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with double-precision FPU, running at 216 MHz (462 DMIPS); enables real-time signal processing and floating-point-intensive control algorithms. |
| Flash Memory | 2 MB dual-bank flash with read-while-write capability; allows background firmware update without halting application execution. |
| SRAM | 512 KB total: 128 KB data TCM RAM + 16 KB instruction TCM RAM + 4 KB backup SRAM; ensures deterministic latency for time-critical routines and RTC retention. |
| Display Interface | MIPI DSI host controller supporting up to 720p @ 30 Hz; enables direct connection to low-power, high-resolution display panels without external bridge ICs. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) with alpha blending and image format conversion; reduces CPU load for GUI rendering and overlay composition. |
| USB Connectivity | Dual USB OTG: full-speed (OTG_FS) with on-chip PHY and high-speed (OTG_HS) with dedicated DMA and ULPI interface; supports simultaneous device/host roles and high-throughput data transfer. |
| Ethernet | 10/100 MAC with IEEE 1588v2 hardware timestamping and MII/RMII; suitable for industrial Ethernet protocols and time-synchronized networking. |
Pinout & Package
LQFP100 (14 × 14 mm) package with 100 pins, ECOPACK2-compliant, rated for industrial temperature range (–40°C to +85°C). Pin count and layout optimized for balanced signal integrity, power distribution, and thermal dissipation in space-constrained HMI and gateway designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Separate 1.7–3.6 V domains enable noise isolation between digital logic, ADC/DAC, and high-speed interfaces like USB and Ethernet. |
| VCAP1/VCAP2 | Internal voltage regulator decoupling | Requires external 2.2 µF ceramic capacitors; critical for stable operation of the 1.2 V core regulator under dynamic load conditions. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 168 GPIOs with interrupt capability; 166 are 5 V-tolerant, simplifying level-shifting in mixed-voltage systems. |
| PH13–PH15, PI0–PI12 | MIPI DSI lane signals (CLKP/N, DAT0P/N–DAT3P/N) | Dedicated differential pairs supporting up to 4 data lanes + clock; configured via DSIHOST registers for video mode or command mode operation. |
| PD0–PD15, PE0–PE12 | LCD-TFT interface (HSYNC, VSYNC, DE, CLK, RGB[23:0]) | Direct parallel RGB interface supporting XGA (1024×768) resolution; complements DSI for hybrid display architectures. |
| PA11/PA12, PB14/PB15 | USB OTG FS/HS physical layer | PA11/PA12 = full-speed D+/D−; PB14/PB15 = high-speed ULPI data bus; enables dual-role USB connectivity with minimal external components. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 Cache | Enables zero-wait-state execution from flash memory at 216 MHz, eliminating instruction fetch bottlenecks in real-time control loops. |
| Dual-Bank Flash Architecture | Allows one bank to execute code while the other is erased/programmed - essential for fail-safe firmware updates in medical and industrial equipment. |
| Hardware JPEG Codec | Accelerates encode/decode of JPEG images in <10 ms for 640×480 frames; offloads CPU for camera-based UIs and diagnostic imaging. |
| DFSDM with 8 Channels | Supports direct interface to sigma-delta sensors (e.g., current shunt monitors, pressure transducers) with configurable digital filtering and oversampling. |
| Flexible External Memory Controller (FMC) | Manages SDRAM, NOR, NAND, and PSRAM with up to 32-bit data bus; enables expansion of frame buffers for high-resolution displays or real-time data logging. |
Applications
| Industrial HMI | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with animated graphics and real-time status visualization. IC Role / Device Role / Timing Role: Primary application processor managing GUI rendering via Chrom-ART, DSI-driven display output, and real-time communication with fieldbus peripherals. Use Value: Dual-bank flash enables secure firmware updates during machine operation; hardware JPEG acceleration renders diagnostic thumbnails without CPU overhead. |
Use Scenario: Portable ultrasound or endoscopy device requiring low-latency image capture, compression, and display on embedded MIPI DSI panel. IC Role / Device Role / Timing Role: Central controller handling DCMI sensor input, hardware JPEG encoding, DSI output, and USB mass storage export. Use Value: MIPI D-PHY PLL ensures sub-pixel timing accuracy for medical-grade display fidelity; DFSDM processes analog beamforming signals directly. |
| Smart Gateway | Real-Time Motor Control |
Use Scenario: Edge gateway aggregating Modbus, CAN, and Ethernet traffic for cloud telemetry and local SCADA visualization. IC Role / Device Role / Timing Role: Multi-protocol hub with dual Ethernet MAC, three CAN 2.0B controllers, and USB OTG for configuration and diagnostics. Use Value: IEEE 1588v2 hardware timestamping synchronizes distributed I/O across industrial networks; 168 GPIOs support flexible peripheral expansion. |
Use Scenario: High-precision servo drive with field-oriented control (FOC), current sensing, and real-time position feedback. IC Role / Device Role / Timing Role: Real-time controller executing FOC algorithm at 20 kHz using 3×12-bit ADCs (2.4 MSPS), PWM timers, and DFSDM for isolated current measurement. Use Value: 128 KB data TCM RAM guarantees deterministic interrupt latency for 1 µs PWM update cycles; dual 12-bit DACs generate analog reference signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | LQFP144 package (144 pins), same core/peripherals but adds Ethernet PHY interface and additional GPIOs; no DSI support. | Better suited for Ethernet-centric gateways where display interface is secondary; lacks MIPI DSI hardware block. | Select when Ethernet PHY integration and higher I/O count outweigh need for embedded display acceleration. |
| STM32H743VIT6 | Higher clock speed (480 MHz), dual-core (Cortex-M7 + Cortex-M4), larger flash (2 MB) and RAM (1 MB), but no built-in DSI host controller. | Targeted at ultra-high-performance compute tasks (e.g., AI inference edge nodes); requires external DSI bridge for display output. | Choose for maximum computational throughput where display is handled externally or via parallel RGB only. |
Compared with STM32F765VIH6, the STM32F767ZIT6 trades DSI capability for integrated Ethernet PHY and more I/Os, while the STM32H743VIT6 delivers significantly higher CPU performance but removes on-chip DSI - making the F765VIH6 uniquely balanced for display-rich, real-time embedded systems with moderate compute demands.
Availability
STM32F765VIH6 is available at Aetrix Electronics and suitable for industrial HMIs, medical imaging front-ends, and smart gateways requiring stable component supply, long-term lifecycle assurance, and full production traceability.
Supply support for STM32F765VIH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in microcontrollers, power management, and sensor technologies, with strong focus on industrial, automotive, and IoT applications.
The STM32F7 series is designed for high-performance real-time embedded systems demanding advanced graphics, rich connectivity, and deterministic execution - targeting human-machine interfaces, medical devices, and industrial automation.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F765VIH6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and 16 KB I/D caches, enabling zero-wait-state execution from flash. This frequency is sustained under industrial temperature conditions (–40°C to +85°C) with proper VCAP decoupling and thermal management per datasheet Section 7.2.
Does STM32F765VIH6 support MIPI DSI displays natively?
Yes - it integrates a full MIPI DSI host controller (DSIHOST) with D-PHY physical layer, supporting up to 4 data lanes and clock lane at 500 Mbps per lane. It drives displays up to 720p @ 30 Hz in video or command mode without external bridge ICs, as confirmed in Section 3.47 of DS11532 Rev 9.
How does the dual-bank flash architecture improve firmware reliability?
Dual-bank flash allows one bank to remain active while the other is erased or reprogrammed - enabling atomic firmware updates with rollback capability. This prevents corruption during power loss and meets IEC 62443 and ISO 13849 functional safety requirements for industrial control systems.
What are the key differences between STM32F765VIH6 and STM32F767VIH6?
The STM32F765VIH6 includes MIPI DSI host and LCD-TFT controller but omits Ethernet PHY; the STM32F767VIH6 adds integrated Ethernet PHY and RMII/MII interface but removes DSI. Both share identical CPU, memory, and most peripherals - choice depends on display vs. Ethernet priority.
STM32F765VIH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-TFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F765VIH6 FAQ
1.How can I place an order for STM32F765VIH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F765VIH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F765VIH6 reliable?
The price and inventory of STM32F765VIH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F765VIH6 is usually 5 days.
3.What payment methods are accepted for STM32F765VIH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F765VIH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F765VIH6?
STM32F765VIH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F765VIH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F765VIH6?
For technical support, including STM32F765VIH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F765VIH6 requirements.
6.How does Aetrix verify that STM32F765VIH6 is sourced from the original manufacturer or authorized distributors?
All STM32F765VIH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F765VIH6 meets industry standards.
7.What is the process for return or replacement of STM32F765VIH6?
All STM32F765VIH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F765VIH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F765VIH6 part is unused and in its original packaging.
Return procedure for STM32F765VIH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F765VIH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)