STMicroelectronics STM32F767BIT6
- Part No.:
- STM32F767BIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 208-LQFP
- Datasheet:
-
STM32F767BIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 208LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F767BIT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, 2 MB flash (dual-bank), 512 KB SRAM (including 128 KB data TCM), and integrated peripherals including USB OTG HS/FS, Ethernet MAC, LCD-TFT controller, MIPI DSI host, and three CAN 2.0B interfaces - deployed in industrial HMI, medical imaging front-ends, and networked motor control systems.
For engineers reviewing the STM32F767BIT6 datasheet, STM32F767BIT6 pinout, STM32F767BIT6 application, or STM32F767BIT6 equivalent, key selection criteria include dual-bank flash for robust firmware updates, 128 KB data TCM RAM for deterministic real-time processing, hardware JPEG codec for embedded vision preprocessing, and IEEE 1588v2 support for time-sensitive networking in industrial automation.
Technical Context
The STM32F767BIT6 implements a tightly coupled Arm Cortex-M7 core with ART Accelerator and 16 KB I/D cache, enabling zero-wait-state execution from flash or external memory. Its AXI-AHB bus matrix supports concurrent high-bandwidth access to flash, SRAM, and peripherals including FMC, DSI, and Ethernet MAC.
It integrates dual-mode Quad-SPI for XIP and memory-mapped external flash, Chrom-ART Accelerator (DMA2D) for GPU-like 2D graphics composition, and a dedicated audio subsystem with two SAIs, SPDIFRX, and PLLI2S/PLLSAI for multi-channel synchronized audio processing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS - enables real-time signal processing and multitasking without external co-processors. |
| Flash Memory | 2 MB dual-bank flash - supports read-while-write for seamless firmware updates and secure boot partitioning. |
| SRAM | 512 KB total: 128 KB data TCM + 16 KB instruction TCM + 4 KB backup + 364 KB system SRAM - guarantees deterministic latency for critical ISR and control loops. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) + LCD-TFT controller (XGA) + MIPI DSI host (720p@30Hz) - reduces CPU load for GUI rendering and display pipeline management. |
| Connectivity | 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 3× CAN 2.0B, USB OTG HS/FS with dedicated DMA - meets industrial protocol stack timing and synchronization requirements. |
| Analog Peripherals | 3× 12-bit ADCs (2.4 MSPS, up to 24 channels), 2× 12-bit DACs, DFSDM (8 channels/4 filters) - supports high-fidelity sensor acquisition and closed-loop analog control. |
| Crypto & Security | True RNG, CRC calculation unit, 96-bit unique ID, tamper-detect pins - provides foundational entropy and device identity for secure firmware authentication. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads; RoHS-compliant ECOPACK2 construction; thermal pad exposed on underside for enhanced heat dissipation in continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs (1.7–3.6 V) | Separate domains for analog, I/O, and core enable noise isolation and mixed-signal integrity. |
| VCAP1/VCAP2 | Internal voltage regulator decoupling | Requires 2.2 µF ceramic capacitors per pin - mandatory for stable 1.2 V core regulation at 216 MHz. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; supports external pull-up and debounced reset button integration. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os (up to 168) | 108 MHz toggle rate, 5 V-tolerant on 166 pins - simplifies level-shifting in legacy industrial backplanes. |
| PH13–PH15, PI0–PI12 | MIPI DSI host interface | D-PHY compliant lanes (CLK, DATA0–DATA3) supporting LP/HS modes - directly drives display modules without bridge ICs. |
| PD0–PD15, PE0–PE15 | Flexible memory controller (FMC) | 32-bit data bus supporting SDRAM, NOR, NAND, PSRAM - enables external frame buffer for high-res displays or large data logging. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Eliminates flash wait states at 216 MHz, reducing average instruction fetch latency by >60% vs uncached execution. |
| Dual-bank flash architecture | Enables background firmware upgrade: one bank executes while the other receives new image via OTA or bootloader. |
| Hardware JPEG codec | Compresses/decompresses 1080p frames in <15 ms - offloads CPU for camera-based UI or diagnostic image capture. |
| IEEE 1588v2 Ethernet MAC | Hardware timestamping with sub-100 ns precision - essential for deterministic motion control and synchronized distributed I/O. |
| DFSDM with digital filtering | Direct sigma-delta modulator interface with configurable FIR/IIR filters - replaces external ASICs in high-accuracy current/voltage sensing. |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering (via DMA2D + LTDC), touch controller interface, and EtherCAT slave communication. Use Value: Dual-bank flash ensures zero-downtime firmware updates during production; 128 KB data TCM guarantees sub-5 µs response to safety-critical interrupts. | Use Scenario: Portable ultrasound device capturing and preprocessing RF echo data before transmission to cloud analytics. IC Role / Device Role / Timing Role: Real-time DSP engine performing beamforming, envelope detection, and JPEG compression of B-mode images. Use Value: Hardware JPEG codec reduces image encode latency from ~40 ms (software) to <15 ms; DFSDM enables direct connection to sigma-delta ADCs in analog front-end. |
| Networked Motor Drive | Smart Building Gateway |
Use Scenario: Field-oriented control (FOC) drive with integrated Ethernet/IP and CANopen master for multi-axis coordination. IC Role / Device Role / Timing Role: Real-time control MCU executing 20 kHz PWM generation, current loop PID, and synchronized network stack timing. Use Value: 216 MHz Cortex-M7 + 16 KB I/D cache sustains 10 µs control loop jitter; IEEE 1588v2 enables µs-level axis synchronization across distributed drives. | Use Scenario: Edge gateway aggregating Modbus RTU, KNX, and BACnet MS/TP traffic into MQTT over TLS to cloud HVAC management platform. IC Role / Device Role / Timing Role: Secure protocol translator with crypto acceleration (RNG + CRC), multi-protocol UART/SPI bridging, and TLS offload via software stack. Use Value: 512 KB SRAM hosts multiple concurrent protocol stacks; 96-bit UID enables device-specific certificate enrollment in PKI infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, 1 MB RAM, no DSI but adds GPU (Chrom-ART + GPU2D), no JPEG codec | Better for AI inference + GUI co-processing; lacks native JPEG decode for imaging pipelines | Select when dual-core deterministic scheduling outweighs JPEG acceleration need |
| STM32F769NIK6 | Same core/peripherals but in WLCSP180 package; includes integrated 320×240 RGB LCD driver; no FMC; 1 MB flash, 340 KB RAM | Optimized for compact portable devices with integrated display; no external SDRAM support | Select for space-constrained designs where integrated display driver eliminates external TCON |
Compared with STM32F767BIT6, the STM32H743VIT6 offers higher compute throughput and dual-core flexibility but removes JPEG hardware acceleration critical for imaging; the STM32F769NIK6 trades FMC and flash size for ultra-compact packaging and built-in display driving - making it unsuitable for external frame buffers or large OTA images.
Availability
STM32F767BIT6 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and networked motor control applications requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing lines.
Supply support for STM32F767BIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32F7 series targets high-end real-time embedded applications demanding both computational performance and rich peripheral integration - specifically engineered for industrial automation, medical devices, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F767BIT6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and 16 KB I/D cache, which eliminate flash wait states. Stable operation requires proper decoupling of VCAP1/VCAP2 with 2.2 µF capacitors and a clean 1.7–3.6 V supply. The internal 16 MHz RC oscillator is factory-trimmed to ±1% accuracy, but for full-speed operation, an external 4–26 MHz crystal is recommended to feed the PLL.
Does this MCU support external SDRAM, and what interface is used?
Yes, the STM32F767BIT6 supports external SDRAM up to 256 MB using its Flexible Memory Controller (FMC) with a 32-bit data bus and dedicated SDRAM command signals (CK, CKE, CAS, RAS, WE). It supports both standard SDRAM and low-power variants (LPDDR/PSRAM), enabling use as a frame buffer for high-resolution displays or as extended runtime memory for complex control algorithms.
How does the dual-bank flash architecture improve firmware reliability?
Dual-bank flash allows one bank to remain active while the other is erased and reprogrammed - enabling true background firmware updates without halting application execution. This architecture supports secure boot validation (each bank can hold independent signed images), rollback recovery, and atomic firmware swaps - critical for medical and industrial systems requiring zero-downtime maintenance and regulatory compliance.
Can the MIPI DSI host interface drive standard display modules without additional components?
Yes, the integrated MIPI DSI host (DSIHOST) supports D-PHY v1.2 with LP/HS mode switching and programmable lane count (1–4 data lanes + clock). It directly interfaces with standard MIPI DSI display modules (e.g., 720p panels at 30 Hz), eliminating the need for external bridge ICs. Required external components are limited to termination resistors (100 Ω differential) and optional ESD protection diodes on DSI lanes.
STM32F767BIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 208-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 159
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F767BIT6 FAQ
1.How can I place an order for STM32F767BIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F767BIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F767BIT6 reliable?
The price and inventory of STM32F767BIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F767BIT6 is usually 5 days.
3.What payment methods are accepted for STM32F767BIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F767BIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F767BIT6?
STM32F767BIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F767BIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F767BIT6?
For technical support, including STM32F767BIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F767BIT6 requirements.
6.How does Aetrix verify that STM32F767BIT6 is sourced from the original manufacturer or authorized distributors?
All STM32F767BIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F767BIT6 meets industry standards.
7.What is the process for return or replacement of STM32F767BIT6?
All STM32F767BIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F767BIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F767BIT6 part is unused and in its original packaging.
Return procedure for STM32F767BIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F767BIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

