STMicroelectronics STM32F767IIT6
- Part No.:
- STM32F767IIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32F767IIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,098
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F767IIT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with integrated FPU, delivering 462 DMIPS at 216 MHz, 2 MB dual-bank flash memory, and 512 KB + 16 KB + 4 KB RAM configuration. It integrates USB OTG HS/FS, Ethernet MAC with IEEE 1588 support, MIPI DSI host controller, LCD-TFT controller, and hardware JPEG codec - deployed in industrial HMI, medical imaging front-ends, and real-time motor control systems.
For engineers reviewing the STM32F767IIT6 datasheet, STM32F767IIT6 pinout, STM32F767IIT6 application, or STM32F767IIT6 equivalent, key selection considerations include its dual-bank flash for safe firmware updates, TCM RAM allocation for deterministic real-time routines, DSI interface for embedded display subsystems, and hardware-accelerated graphics via Chrom-ART DMA2D.
Technical Context
The STM32F767IIT6 implements a tightly coupled Arm Cortex-M7 core with ART Accelerator and 16 KB I/D cache, enabling zero-wait-state execution from flash or external memory. Its AXI-AHB bus matrix supports concurrent access to flash, SRAM, and peripherals while maintaining deterministic latency for time-critical tasks.
It features three independent clock domains (SYSCLK, AHB, APB) managed by multiple PLLs including PLLSAI for audio/LCD timing and PLLI2S for SAI synchronization. The flexible memory controller (FMC) supports NOR/NAND/SDRAM with configurable wait states and burst modes, directly interfacing with external displays or FPGA co-processors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance - enables real-time signal processing and floating-point control loops without external DSP. |
| Flash Memory | 2 MB dual-bank flash with read-while-write capability - allows seamless in-field firmware updates without halting application execution. |
| SRAM | 512 KB data TCM RAM + 16 KB instruction TCM RAM + 4 KB backup SRAM - TCM banks provide deterministic low-latency access for critical ISR and control code. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) + hardware JPEG codec - offloads CPU from bitmap blending, image scaling, and JPEG decode in GUI rendering pipelines. |
| Display Interfaces | MIPI DSI host controller (720p@30 Hz) + LCD-TFT controller (XGA resolution) - supports direct connection to embedded display modules without external bridge ICs. |
| Connectivity | USB 2.0 HS/FS OTG + 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping - enables deterministic networked control and device-class switching in industrial gateways. |
| Analog Peripherals | Three 12-bit ADCs (2.4 MSPS total, up to 24 channels) + two 12-bit DACs + DFSDM (8 sigma-delta channels) - supports multi-sensor acquisition and precision analog feedback in motor drives. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads; RoHS-compliant ECOPACK2 construction. Pin functions validated per STMicroelectronics DS11532 Rev 9, Section 4 "Pinouts and pin description" and Table 11 "Pin and ball definitions".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Separate 1.7–3.6 V domains enable noise isolation between analog conversion and digital logic; VDDA must be ≥ VDD for ADC accuracy. |
| VCAP1 / VCAP2 | Internal LDO decoupling capacitors | Required 2.2 µF X5R ceramic caps on each pin - mandatory for stable 1.2 V core regulator operation; omission causes boot failure. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.65–5.5 V logic levels; debounced internally for ESD robustness. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O ports | 168 total GPIOs; 166 are 5 V-tolerant; up to 108 MHz toggle rate - supports high-speed parallel interfaces like DCMI or FMC address/data buses. |
| PH13–PH15, PI0–PI11 | DSI host interface signals | Dedicated MIPI D-PHY lanes (CLKP/N, DAT0P/N–DAT3P/N) - require controlled-impedance routing (100 Ω differential) and length matching ≤ 5 mm. |
| PD0–PD15, PE0–PE12 | LCD-TFT controller outputs | 24-bit RGB interface + HSYNC/VSYNC/DE/CLK - drives TFT panels up to XGA (1024×768); supports programmable polarity and timing delays. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Enables zero-wait-state execution from flash at 216 MHz - eliminates instruction fetch stalls during real-time interrupt handling. |
| Dual-bank flash memory | Allows bank-swapping during firmware update - maintains system availability while writing new application image to inactive bank. |
| Chrom-ART Accelerator (DMA2D) | Performs 2D raster operations (copy, fill, blend) in hardware - reduces CPU load by >70% in GUI frame composition versus software-only rendering. |
| Flexible Memory Controller (FMC) | Supports NOR, PSRAM, SDRAM, NAND with programmable timing - enables direct attachment of external frame buffers or FPGA-based accelerators. |
| DFSDM peripheral | 8-channel sigma-delta modulator filter with 4 independent filters - enables high-resolution current sensing in servo drives using external ΣΔ ADCs. |
Applications
| Industrial HMI Terminal | Medical Imaging Front-End |
|---|---|
|
Use Scenario: Touch-enabled diagnostic display in portable ultrasound or patient monitors requiring local image preprocessing and overlay rendering. IC Role / Device Role / Timing Role: Primary application processor managing DSI-driven display, JPEG decode, real-time FFT processing, and Ethernet DICOM upload. Use Value: Hardware JPEG codec reduces decode latency to <15 ms per 1024×768 frame; Chrom-ART enables smooth 60 Hz UI refresh with <5% CPU utilization. |
Use Scenario: Embedded image acquisition node capturing raw sensor data from CMOS X-ray detectors or endoscopic cameras. IC Role / Device Role / Timing Role: High-throughput data concentrator interfacing with DCMI (54 MB/s), applying real-time histogram equalization and noise filtering before storage/transmission. Use Value: Dual-bank flash stores firmware and calibration LUTs separately; 2.4 MSPS ADCs digitize analog detector outputs with <1 LSB INL error. |
| Real-Time Motor Control Gateway | Networked Industrial PLC Module |
|
Use Scenario: Compact servo drive controller coordinating field-oriented control (FOC), encoder feedback, and CANopen communication in robotics joints. IC Role / Device Role / Timing Role: Deterministic real-time executor with TCM RAM hosting FOC ISR, PWM timers synchronized to ADC sampling, and dual CAN 2.0B interfaces for motion bus and diagnostics. Use Value: 13x 16-bit timers running at 216 MHz provide sub-100 ns PWM resolution; DFSDM processes current feedback from ΣΔ sensors with 24-bit effective resolution. |
Use Scenario: DIN-rail mounted edge controller aggregating Modbus RTU, EtherCAT slave, and OPC UA server functions in factory automation. IC Role / Device Role / Timing Role: Protocol gateway with Ethernet MAC (IEEE 1588 timestamping), multiple UARTs for serial fieldbuses, and USB OTG for configuration and firmware recovery. Use Value: IEEE 1588 hardware timestamping achieves ±50 ns sync accuracy across distributed I/O nodes; USB OTG FS/HS supports both device-mode configuration and host-mode firmware update via USB stick. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, but no DSI host - replaces LTDC+DSI with dual-display LVDS output. | Preferred for dual-display industrial panels where LVDS is standard; lacks native MIPI DSI support required for modern AMOLED modules. | Select when needing higher compute throughput and dual-core isolation, but verify display interface compatibility. |
| STM32F769IIK6 | Same core/peripherals but in UFBGA176 package; adds crypto accelerator (AES-256, SHA-256, PKA) and secure boot ROM. | Suitable for connected devices requiring TLS stack acceleration and secure firmware validation - adds ~15 kB ROM footprint for secure bootloader. | Choose when security certification (IEC 62443, UL 2900) is mandated; otherwise, STM32F767IIT6 offers identical real-time performance at lower BOM cost. |
Compared with STM32H743VIT6, the STM32F767IIT6 delivers proven DSI integration for compact display subsystems, while the STM32F769IIK6 adds cryptographic acceleration at the expense of larger package and higher unit cost - making the IIT6 optimal for cost-sensitive, display-centric real-time applications.
Availability
STM32F767IIT6 is available at Aetrix Electronics and suitable for industrial HMI terminals, medical imaging front-ends, and real-time motor control gateways requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing lines.
Supply support for STM32F767IIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32F7 series targets high-end embedded applications demanding real-time determinism, rich connectivity, and advanced graphics - optimized for industrial automation, medical devices, and human-machine interfaces where performance-per-milliwatt and peripheral integration are critical.
FAQ
What is the maximum operating temperature range for STM32F767IIT6?
The STM32F767IIT6 is rated for industrial temperature range: –40 °C to +85 °C ambient, verified per STMicroelectronics DS11532 Rev 9 Section 6.3.1. Thermal derating begins above 70 °C ambient when operating at 216 MHz with full peripheral activation; junction temperature must remain below 125 °C per absolute maximum ratings.
Does STM32F767IIT6 support external SDRAM, and what are the timing constraints?
Yes - the Flexible Memory Controller (FMC) supports SDRAM up to 16 MB with 16-bit data bus, requiring precise setup/hold/tRP/tRC timing per JEDEC JESD79-3F. Validated configurations include ISSI IS42S16400J-6BL (6 ns CL) and Micron MT48LC4M32B2B5-6A. Critical constraints: tRC ≥ 60 ns, tRP ≥ 20 ns, and clock-to-data skew < 300 ps for reliable 100 MHz operation.
How is the DSI host interface configured for 720p@30 Hz output?
DSI host requires MIPI D-PHY clock lane at 375 MHz (750 Mbps per lane) with 4 data lanes enabled. Configuration involves setting DSI_PHY_TMR register for LP-to-HS transition timing, configuring video mode packet size in DSI_VCR, and synchronizing LTDC pixel clock (typically 74.25 MHz) to DSI byte clock. Reference design AN4861 specifies exact register sequences and PCB layout rules for signal integrity.
Can the STM32F767IIT6 execute code directly from external QSPI flash?
No - the Quad-SPI interface supports memory-mapped read-only access to external flash, but code execution requires copying to internal SRAM or TCM RAM first. Dual-bank internal flash remains the only location supporting XIP (execute-in-place); external QSPI is limited to data storage and firmware image staging due to lack of prefetch and cache coherency support for external memory.
STM32F767IIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F767IIT6 FAQ
1.How can I place an order for STM32F767IIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F767IIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F767IIT6 reliable?
The price and inventory of STM32F767IIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F767IIT6 is usually 5 days.
3.What payment methods are accepted for STM32F767IIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F767IIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F767IIT6?
STM32F767IIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F767IIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F767IIT6?
For technical support, including STM32F767IIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F767IIT6 requirements.
6.How does Aetrix verify that STM32F767IIT6 is sourced from the original manufacturer or authorized distributors?
All STM32F767IIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F767IIT6 meets industry standards.
7.What is the process for return or replacement of STM32F767IIT6?
All STM32F767IIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F767IIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F767IIT6 part is unused and in its original packaging.
Return procedure for STM32F767IIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F767IIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

