STMicroelectronics STM32F767NIH6
- Part No.:
- STM32F767NIH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 216-TFBGA
- Datasheet:
-
STM32F767NIH6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 216TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:844
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F767NIH6 from STMicroelectronics is an Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, featuring 2 MB dual-bank flash, 512 KB + 16 KB + 4 KB RAM, USB OTG HS/FS, LCD-TFT controller, MIPI DSI host, and Ethernet MAC. It serves as a high-performance application processor in industrial HMI, medical imaging front-ends, and networked edge gateways requiring real-time graphics and connectivity.
For engineers reviewing the STM32F767NIH6 datasheet, STM32F767NIH6 pinout, STM32F767NIH6 application, or STM32F767NIH6 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual-bank flash for seamless firmware updates, integrated Chrom-ART Accelerator for GUI rendering, and hardware JPEG codec for embedded vision preprocessing.
Technical Context
The STM32F767NIH6 implements a tightly coupled memory architecture with 16 KB I/D cache, ART Accelerator, and dual TCM RAM (128 KB data + 16 KB instruction) to sustain zero-wait-state execution at 216 MHz. Its AXI-AHB bus matrix enables concurrent access to flash, SRAM, and peripherals without contention.
It integrates three independent CAN 2.0B controllers, dual SDMMC interfaces, IEEE 1588v2-compliant 10/100 Ethernet MAC with dedicated DMA, and a MIPI D-PHY compliant DSI host supporting up to 720p@30 Hz - enabling direct connection to display modules without external bridge ICs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with double-precision FPU, 462 DMIPS @ 216 MHz - enables floating-point-intensive control algorithms and real-time signal processing. |
| Flash Memory | 2 MB dual-bank flash with read-while-write - supports live firmware updates and secure bootloader partitioning. |
| RAM | 512 KB SRAM (including 128 KB data TCM + 16 KB instruction TCM + 4 KB backup) - guarantees deterministic latency for time-critical ISR and DSP routines. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) + hardware JPEG codec - offloads GUI composition and image decompression from CPU, reducing frame rendering time by >60%. |
| Display Interface | MIPI DSI host controller + LCD-TFT controller supporting XGA (1024×768) - drives high-resolution color displays directly with minimal external components. |
| Connectivity | 3× CAN 2.0B, 2× SDMMC, USB OTG HS/FS, 10/100 Ethernet MAC with IEEE 1588v2 - enables multi-protocol industrial networking and fieldbus coexistence. |
| Analog Peripherals | 3× 12-bit ADC (2.4 MSPS, up to 24 channels), 2× 12-bit DAC, DFSDM (8 channels) - supports simultaneous motor current sensing, audio input, and precision analog feedback loops. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins, ECOPACK2-compliant, rated for industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.7–3.6 V main supply; requires external 2.2 µF ceramic decoupling per VCAP pin (VCAP1/VCAP2) for regulator stability. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 168 fast I/Os (108 MHz), 166 of which are 5 V-tolerant - simplifies level-shifting in mixed-voltage systems. |
| PH13–PH15, PI0–PI12 | DSI Host interface | D-PHY lanes (CLKP/N, DAT0P/N–DAT3P/N) supporting LP/HS modes - enables direct connection to MIPI DSI display panels. |
| PD0–PD15, PE0–PE15 | LCD-TFT controller signals | RGB888 interface (24-bit), HSYNC/VSYNC/DE/CLK - drives parallel RGB displays up to XGA resolution without external timing controller. |
| PA11/PA12, PB12–PB15 | USB OTG HS ULPI | ULPI interface (8-bit, 60 MHz) for external high-speed PHY - enables full-speed and high-speed USB device/host/OTG operation with minimal pin count. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible memory controller (FMC) | Supports NOR/NAND/PSRAM/SDRAM up to 32-bit data bus - enables expansion of code/data space with external memories for large GUI assets or protocol stacks. |
| Dual-mode Quad-SPI | Single/dual/quad-line SPI with memory-mapped mode - allows XIP (execute-in-place) from external flash, reducing boot time and internal flash usage. |
| Hardware crypto acceleration | RNG + CRC unit + AES engine (not listed in J-column but confirmed in DS11532 Rev 9 Section 3.39/3.4) - accelerates secure boot, OTA update verification, and TLS handshake operations. |
| Advanced timer system | 18 timers including 2× 32-bit and 13× 16-bit, all running at 216 MHz with quadrature encoder input - supports multi-axis motor control with synchronized PWM and position capture. |
| Low-power capability | Sleep/Stop/Standby modes with RTC + 32×32-bit backup registers + 4 KB backup SRAM powered by VBAT - maintains real-time clock and critical state during battery-backed operation. |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with animated status visualization and alarm logging. IC Role / Device Role / Timing Role: Primary application MCU handling GUI rendering via Chrom-ART, touch controller interface, CAN bus diagnostics, and local data buffering. Use Value: Dual-bank flash enables safe over-the-air UI updates without interrupting machine operation; DSI interface drives 7-inch WVGA display at 60 Hz with <5 ms frame latency. |
Use Scenario: Portable ultrasound device front-end acquiring and pre-processing B-mode image frames before transmission to cloud backend. IC Role / Device Role / Timing Role: Real-time image acquisition controller interfacing with 8-bit CMOS sensor via DCMI, performing JPEG compression and Ethernet streaming. Use Value: Hardware JPEG codec reduces CPU load by 75% vs software encoding; 2.4 MSPS ADC supports 12-channel RF signal digitization at 200 kHz sampling rate. |
| Smart Energy Gateway | Networked Building Controller |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, KNX, and M-Bus meter data into MQTT packets for cloud telemetry. IC Role / Device Role / Timing Role: Protocol translation hub with multiple UARTs, CAN, and Ethernet MAC managing concurrent fieldbus polling and TCP/IP stack. Use Value: Three independent CAN controllers allow simultaneous connection to HVAC, lighting, and power metering subsystems; IEEE 1588v2 support enables sub-microsecond time synchronization across distributed sensors. |
Use Scenario: HVAC controller managing VAV boxes, chillers, and fire dampers via BACnet MS/TP and LonWorks networks in commercial buildings. IC Role / Device Role / Timing Role: Multi-protocol field controller executing PID loops, scheduling logic, and supervisory alarms while maintaining real-time clock and event logs. Use Value: 512 KB SRAM hosts full BACnet stack plus local history database; RTC with subsecond accuracy ensures precise time-stamping of occupancy events and energy reports. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M7 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F765BIT6 | LQFP144 package (144-pin), same core/peripherals but no DSI host controller; includes additional FMC signals. | Suitable for designs requiring larger external memory expansion but no MIPI display interface. | Select when board layout prioritizes external SDRAM/NOR flash over integrated display driving capability. |
| STM32H743VIT6 | Cortex-M7 @ 480 MHz, 2 MB flash, 1 MB RAM, dual-core (M7+M4), no DSI host but adds GPU (Chrom-ART retained); higher power consumption. | Better suited for AI inference at edge (e.g., TinyML classification) where dual-core coordination outweighs display integration needs. | Choose for compute-bound applications needing >2× integer performance and heterogeneous processing, accepting larger footprint and thermal budget. |
Compared with STM32F767NIH6, the STM32F765BIT6 trades DSI for expanded memory interface flexibility, while the STM32H743VIT6 delivers significantly higher compute throughput at the cost of increased power and absence of native MIPI DSI - making the NIH6 optimal for display-centric, power-constrained industrial HMI where display integration reduces BOM count and latency.
Availability
STM32F767NIH6 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and smart energy gateways requiring stable component supply, long-term lifecycle assurance, and full production traceability.
Supply support for STM32F767NIH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32F7 series targets high-end embedded applications demanding real-time performance, rich graphics, and multi-protocol connectivity - designed specifically for industrial automation, medical devices, and advanced human-machine interfaces.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F767NIH6 achieves 216 MHz maximum CPU frequency using its internal PLL with external 4–26 MHz crystal oscillator input. This requires proper configuration of the voltage regulator (VOS scale 1), enabling ART Accelerator and L1 cache, and supplying stable 3.3 V with low-ESR decoupling capacitors on VCAP1/VCAP2 pins as specified in Section 6.3.2 of DS11532 Rev 9.
Does STM32F767NIH6 support hardware JPEG encoding or only decoding?
The STM32F767NIH6 integrates a hardware JPEG codec capable of both encoding and decoding operations, as confirmed in Section 3.13 of the datasheet. It supports baseline JPEG (ISO/IEC 10918-1) with programmable quality factor and subsampling (4:2:2, 4:2:0), enabling real-time compression of camera-captured images without CPU intervention.
Can the DSI host interface drive standard MIPI DSI panels without external PHY?
Yes - the STM32F767NIH6's DSI host includes integrated MIPI D-PHY compliant transmitter circuitry (Section 3.47, DS11532 Rev 9). It directly drives MIPI DSI panels requiring LP/HS signaling, eliminating need for external D-PHY ICs; however, proper PCB layout (matched-length differential pairs, controlled impedance) is mandatory for reliable 720p@30 Hz operation.
What debug interfaces are supported and what trace capability exists?
The STM32F767NIH6 supports SWD and JTAG debug interfaces, plus Cortex-M7 Trace Macrocell™ (ETM) for instruction-level tracing. ETM enables non-intrusive real-time code flow analysis via SWO or external trace port, essential for optimizing interrupt latency and verifying hard real-time behavior in safety-critical applications.
STM32F767NIH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 216-TFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F767NIH6 FAQ
1.How can I place an order for STM32F767NIH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F767NIH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F767NIH6 reliable?
The price and inventory of STM32F767NIH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F767NIH6 is usually 5 days.
3.What payment methods are accepted for STM32F767NIH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F767NIH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F767NIH6?
STM32F767NIH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F767NIH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F767NIH6?
For technical support, including STM32F767NIH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F767NIH6 requirements.
6.How does Aetrix verify that STM32F767NIH6 is sourced from the original manufacturer or authorized distributors?
All STM32F767NIH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F767NIH6 meets industry standards.
7.What is the process for return or replacement of STM32F767NIH6?
All STM32F767NIH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F767NIH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F767NIH6 part is unused and in its original packaging.
Return procedure for STM32F767NIH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F767NIH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

