STMicroelectronics STM32F767NIH7
- Part No.:
- STM32F767NIH7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 216-TFBGA
- Datasheet:
-
STM32F767NIH7.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 216TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,712
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F767NIH7 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, featuring 2 MB dual-bank flash, 512 KB SRAM (including 128 KB data TCM), USB OTG HS/FS, Ethernet MAC, LCD-TFT controller, and MIPI DSI host for embedded graphics applications in industrial HMI and medical imaging systems.
For engineers reviewing the STM32F767NIH7 datasheet, STM32F767NIH7 pinout, STM32F767NIH7 application, or STM32F767NIH7 equivalent, key selection considerations include its 216 MHz CPU clock, dual-bank flash enabling read-while-write, integrated Chrom-ART Accelerator for GUI rendering, hardware JPEG codec, and support for up to XGA resolution displays via LTDC.
Technical Context
The STM32F767NIH7 implements an Arm Cortex-M7 core with tightly coupled memory (TCM) architecture: 128 KB data TCM RAM for real-time data and 16 KB instruction TCM RAM for latency-critical routines, backed by ART Accelerator and 16 KB I/D cache for zero-wait-state execution from flash. Its AXI-AHB bus matrix enables concurrent high-bandwidth access across CPU, DMA, and peripherals.
It integrates dual-mode Quad-SPI for external memory expansion, flexible memory controller (FMC) supporting SDRAM/NOR/NAND, and dedicated hardware blocks including Chrom-ART (DMA2D), JPEG codec, and DSI Host with MIPI D-PHY compliant timing - all synchronized via multiple PLLs (main PLL, PLLSAI, PLLI2S) with independent clock domains for display, audio, and system operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency → enables deterministic real-time control with floating-point math acceleration. |
| Flash Memory | 2 MB dual-bank flash → supports seamless firmware updates and background read-while-write operations. |
| SRAM | 512 KB total: 128 KB data TCM + 16 KB instruction TCM + 4 KB backup → guarantees low-latency access for time-critical tasks and RTC retention. |
| Graphics Interface | LCD-TFT controller (LTDC) + Chrom-ART Accelerator (DMA2D) + MIPI DSI host → drives XGA displays with hardware-accelerated 2D composition and 720p DSI panels. |
| Connectivity | USB 2.0 HS/FS OTG + 10/100 Ethernet MAC + 3× CAN 2.0B + 6× SPI + 4× USART → enables multi-protocol industrial gateway and edge node designs. |
| Analog Peripherals | 3× 12-bit 2.4 MSPS ADCs (24 channels), 2× 12-bit DACs, DFSDM (8 channels), temperature sensor → supports high-fidelity sensor fusion and closed-loop control. |
| Clock System | Multiple PLLs (main, PLLSAI, PLLI2S), 4–26 MHz crystal oscillator, 32 kHz RTC oscillator with calibration → ensures precise timing for display, audio, and network synchronization. |
Pinout & Package
The STM32F767NIH7 is housed in a 216-ball TFBGA package (13 × 13 mm, 0.8 mm pitch), compliant with ECOPACK2 environmental standards. Ball pitch and layout align with JEDEC MO-276AB specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | 1.7–3.6 V main, analog, and I/O domain supplies; require local decoupling per datasheet layout guidelines. |
| VCAP1, VCAP2 | Internal regulator bypass | External 2.2 µF ceramic capacitors stabilize core voltage; mandatory for reliable 216 MHz operation. |
| NRST | Active-low reset input | Asynchronous reset signal with internal pull-up; accepts 1.65–3.6 V logic levels and supports external reset sources. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 168 fast I/Os (108 MHz), 166 of which are 5 V-tolerant → simplifies level-shifting in mixed-voltage systems. |
| PH13–PH15, PI0–PI12 | DSI Host interface | Dedicated MIPI D-PHY lanes (CLKP/N, DAT0P/N–DAT3P/N) supporting LP/HS modes up to 500 Mbps per lane. |
| PD0–PD15, PE0–PE15 | LCD-TFT controller (LTDC) | 24-bit RGB parallel interface + HSYNC/VSYNC/DE signals → directly drives TFT panels up to XGA (1024×768) resolution. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 Cache | 16 KB I/D cache enables zero-wait-state execution from flash at 216 MHz, eliminating performance penalty of internal memory access. |
| Chrom-ART Accelerator (DMA2D) | Hardware 2D graphics compositor offloads CPU for layer blending, image rotation, and format conversion in GUI applications. |
| Hardware JPEG Codec | Full encode/decode engine supporting baseline JPEG up to 4096×4096 pixels → reduces host CPU load in camera and imaging subsystems. |
| Flexible Memory Controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND flash with up to 32-bit data bus → enables external memory expansion for large frame buffers or firmware storage. |
| Dual-mode Quad-SPI | Configurable as standard Quad-SPI or memory-mapped mode → allows direct code execution from external serial flash without external memory controller. |
Applications
| Industrial HMI | Medical Imaging Terminal |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Main application processor executing FreeRTOS-based UI framework, driving 7-inch WVGA TFT via LTDC and DSI, synchronizing with EtherCAT motion control loop. Use Value: Integrated Chrom-ART and JPEG codec reduce BOM cost and latency versus external GPU; dual-bank flash enables safe over-the-air firmware updates without system downtime. | Use Scenario: Portable ultrasound device requiring real-time beamforming, image reconstruction, and display of grayscale B-mode frames. IC Role / Device Role / Timing Role: Central MCU handling ADC data acquisition (via DFSDM), FPGA co-processing coordination, JPEG compression, and 720p DSI output to OLED panel. Use Value: 2.4 MSPS ADCs and hardware JPEG enable >30 fps frame processing; 128 KB data TCM RAM ensures deterministic timing for critical DSP kernels. |
| Networked Edge Gateway | Advanced Automotive Diagnostic Tool |
Use Scenario: Field-deployable IoT gateway aggregating Modbus, CAN, and RS-485 sensor data, forwarding via Ethernet/Wi-Fi to cloud platform. IC Role / Device Role / Timing Role: Protocol translation hub with concurrent 3× CAN 2.0B interfaces, 10/100 Ethernet MAC, and USB OTG host for peripheral connectivity. Use Value: Dual USB OTG controllers (HS + FS) allow simultaneous connection to debug tools and field devices; IEEE 1588v2 hardware timestamping supports time-sensitive networking. | Use Scenario: Handheld OBD-II and UDS-compliant diagnostic tool interfacing with modern vehicle ECUs via CAN FD and DoIP. IC Role / Device Role / Timing Role: High-speed communication processor managing CAN FD (5 Mbit/s), Ethernet (DoIP), and USB CDC virtual COM port for PC synchronization. Use Value: 216 MHz Cortex-M7 core executes complex diagnostic algorithms and secure bootloader verification; 96-bit unique ID enables ECU pairing and anti-cloning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, 1 MB RAM, no DSI but includes HDMI CEC and more advanced crypto accelerators. | Better suited for asymmetric multiprocessing and security-critical applications; lacks native MIPI DSI interface required for compact display modules. | Select when needing higher compute throughput or dual-core isolation; avoid if DSI-driven display is mandatory. |
| STM32F769NIH7 | Same package and pinout, identical peripherals except integrated 320×240 LCD-TFT controller (no DSI host); adds capacitive touch sensing (TS) | Optimized for resistive/capacitive touchscreen panels using parallel RGB interface only; not compatible with DSI-based displays. | Select for cost-sensitive HMI with integrated touch controller; avoid when MIPI DSI bandwidth or panel flexibility is required. |
Compared with STM32F767NIH7, the STM32H743VIT6 offers higher performance and security features but omits DSI-making it unsuitable for compact high-resolution displays-while the STM32F769NIH7 shares footprint and core specs but replaces DSI with integrated touch controller, limiting display interface options.
Availability
STM32F767NIH7 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging terminals, and networked edge gateways requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing process.
Supply support for STM32F767NIH7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components with ISO 9001 and IATF 16949 certified processes.
The STM32F7 series targets high-end embedded applications demanding real-time performance, rich graphics, and multi-protocol connectivity-designed specifically for industrial automation, medical devices, and advanced human-machine interfaces where deterministic response and display capability are critical.
FAQ
What is the maximum operating frequency and associated power supply requirement for STM32F767NIH7?
The STM32F767NIH7 operates at up to 216 MHz, requiring a 1.7–3.6 V VDD supply with two mandatory 2.2 µF ceramic capacitors on VCAP1 and VCAP2 pins. Stable 216 MHz operation mandates proper PCB layout for VCAP decoupling and adherence to thermal limits specified in the datasheet's thermal characteristics table (θJA = 25.5 °C/W for TFBGA216).
Does STM32F767NIH7 support hardware JPEG encoding and decoding?
Yes, the STM32F767NIH7 integrates a dedicated hardware JPEG codec supporting baseline JPEG encode and decode up to 4096×4096 pixels. It operates independently of the CPU, reducing processing load during image capture or display, and is accessible via DMA for zero-copy transfers between memory and peripheral buffers.
How many I/O pins are 5 V-tolerant, and what is their maximum toggle frequency?
The STM32F767NIH7 provides up to 166 5 V-tolerant I/O pins, all capable of toggling at up to 108 MHz in push-pull mode. These pins maintain compatibility with legacy 5 V logic while operating from a 3.3 V supply, simplifying integration with external sensors, displays, and industrial buses without level shifters.
What debug interfaces does STM32F767NIH7 support, and is SWO trace available?
The STM32F767NIH7 supports both SWD and JTAG debug interfaces, plus Cortex-M7 Trace Macrocell™ (ETM) for instruction and data trace. SWO (Serial Wire Output) is available via PA10 (SWO) pin for real-time printf-style debugging and event tracing when used with compatible debug probes like ST-LINK/V2-1 or J-Link.
STM32F767NIH7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 216-TFBGA
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F767NIH7 FAQ
1.How can I place an order for STM32F767NIH7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F767NIH7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F767NIH7 reliable?
The price and inventory of STM32F767NIH7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F767NIH7 is usually 5 days.
3.What payment methods are accepted for STM32F767NIH7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F767NIH7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F767NIH7?
STM32F767NIH7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F767NIH7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F767NIH7?
For technical support, including STM32F767NIH7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F767NIH7 requirements.
6.How does Aetrix verify that STM32F767NIH7 is sourced from the original manufacturer or authorized distributors?
All STM32F767NIH7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F767NIH7 meets industry standards.
7.What is the process for return or replacement of STM32F767NIH7?
All STM32F767NIH7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F767NIH7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F767NIH7 part is unused and in its original packaging.
Return procedure for STM32F767NIH7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F767NIH7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

