STMicroelectronics STM32F767VGT7
- Part No.:
- STM32F767VGT7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F767VGT7.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:255
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F767VGT7 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, featuring 2 MB flash (dual-bank), 512 KB SRAM (including 128 KB data TCM), USB OTG HS/FS, Ethernet MAC, LCD-TFT controller, and MIPI DSI host. It serves as the central application processor in industrial HMI, medical imaging front-ends, and networked edge gateways requiring real-time graphics and deterministic communication.
For engineers reviewing the STM32F767VGT7 datasheet, STM32F767VGT7 pinout, STM32F767VGT7 application, or STM32F767VGT7 equivalent, key selection considerations include its dual-bank flash for safe firmware updates, 168 I/Os with 108 MHz toggle rate, hardware JPEG codec for embedded vision preprocessing, and IEEE 1588v2 support for time-sensitive networking.
Technical Context
The device integrates an ART Accelerator™ with 16 KB I/D cache enabling zero-wait-state execution from flash or external memory, and employs an AXI-AHB bus matrix to decouple CPU, DMA, and peripheral bandwidth. Its memory subsystem includes dedicated instruction/data TCM RAM for latency-critical routines and a flexible external memory controller supporting SDRAM, NOR, and NAND.
Peripherals are architected for concurrent high-throughput operation: dual USB OTG controllers (one HS with ULPI, one FS with on-chip PHY), triple CAN 2.0B interfaces, two SAIs for multi-channel audio, and a Chrom-ART Accelerator (DMA2D) offloading 2D graphics composition from the CPU-enabling smooth XGA-resolution UI rendering without frame buffer CPU polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with double-precision FPU, 216 MHz max frequency, 462 DMIPS performance - enables floating-point-intensive control algorithms and real-time signal processing. |
| Flash Memory | 2 MB dual-bank flash with read-while-write capability - supports seamless over-the-air (OTA) firmware updates without application interruption. |
| SRAM | 512 KB total: 128 KB data TCM + 16 KB instruction TCM + 4 KB backup SRAM - guarantees deterministic latency for real-time tasks and RTC-backed data retention. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) + LCD-TFT controller up to XGA (1024×768) + MIPI DSI host up to 720p@30 Hz - eliminates CPU load for GUI layer composition and display output. |
| Connectivity | 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 3× CAN 2.0B, USB OTG HS/FS, 4× USART, 6× SPI, 4× I²C - meets industrial automation and building management system protocol stack requirements. |
| Analog Peripherals | 3× 12-bit ADCs (2.4 MSPS, up to 24 channels), 2× 12-bit DACs, DFSDM (8 channels/4 filters), true RNG - supports sensor fusion, motor control feedback, and secure key generation. |
| Package & Pins | LQFP100 (14 × 14 mm), 100-pin package with 82 user I/Os - provides compact footprint while maintaining full peripheral routing flexibility for cost-sensitive HMI designs. |
Pinout & Package
LQFP100 package (14 × 14 mm, 0.5 mm pitch), RoHS-compliant ECOPACK2, with exposed thermal pad for enhanced thermal dissipation in continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.7–3.6 V main supply; multiple pins ensure low-impedance distribution and noise suppression for 216 MHz CPU operation. |
| VCAP1, VCAP2 | Internal regulator decoupling | External 2.2 µF ceramic capacitors stabilize internal 1.2 V core voltage - mandatory for reliable high-frequency operation. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC assertion for system-level recovery. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery via USART or USB DFU. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 168 GPIOs with interrupt capability; 166 pins are 5 V-tolerant - simplifies interface to legacy 5 V peripherals without level shifters. |
| PH13–PH15, PI0–PI12 | DSI host interface | Dedicated MIPI D-PHY lanes (CLK, DATA0–DATA3) supporting high-speed video streaming to embedded displays. |
| PC0–PC7, PD0–PD7 | LCD-TFT controller | Parallel RGB interface (24-bit) with HSYNC/VSYNC/DE timing signals - drives TFT panels directly without external display controller. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 Cache | 16 KB I/D cache enables zero-wait-state execution from flash, eliminating pipeline stalls during code fetch and improving real-time determinism. |
| Dual-Bank Flash Architecture | Allows simultaneous read from one bank while programming the other - essential for fail-safe OTA updates in medical and industrial equipment. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics composition (copy, blend, format conversion) reduces CPU load by >70% vs. software rendering for complex GUIs. |
| IEEE 1588v2 Hardware Timestamping | Ethernet MAC embeds precise sub-microsecond packet timestamping - enables deterministic synchronization in distributed control systems without external PTP hardware. |
| Flexible External Memory Controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND with configurable timing - permits expansion of frame buffers for high-res displays or data logging buffers beyond on-chip SRAM limits. |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with animated status visualization and alarm logging. IC Role / Device Role: Central application processor managing GUI rendering via LCD-TFT + DSI, real-time data acquisition via ADC/DFSDM, and EtherNet/IP communication. Use Value: Chrom-ART Accelerator enables smooth 60 Hz UI refresh on XGA displays; dual-bank flash ensures zero-downtime firmware upgrades during maintenance windows. | Use Scenario: Portable ultrasound device capturing and preprocessing RF echo data before transmission to cloud analytics. IC Role / Device Role: Real-time signal processor running beamforming algorithms, JPEG compression of B-mode images, and USB OTG HS data export. Use Value: Hardware JPEG codec reduces image compression latency by 90% vs. software; 2.4 MSPS ADC supports high-fidelity RF sampling at clinical-grade SNR. |
| Smart Building Gateway | Networked Motor Drive Controller |
Use Scenario: Edge gateway aggregating Modbus, BACnet MS/TP, and KNX traffic into unified MQTT/HTTP REST API for cloud integration. IC Role / Device Role: Protocol translation hub with triple CAN, multiple UARTs, Ethernet MAC, and secure TLS stack execution in TCM RAM. Use Value: IEEE 1588v2 timestamping aligns HVAC actuator commands across distributed zones; 512 KB SRAM hosts concurrent protocol stacks without external memory. | Use Scenario: Closed-loop servo drive with position/velocity feedback, field-oriented control (FOC), and safety monitoring. IC Role / Device Role: Motion controller executing FOC algorithms using FPU, capturing encoder quadrature via 16-bit timers, and driving gate drivers via PWM outputs. Use Value: 216 MHz Cortex-M7 delivers <1 µs current loop update time; 16-bit advanced timers with dead-time insertion ensure precise IGBT switching control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, 1 MB SRAM, no DSI but added GPU (Chrom-ART + GPU2D), no JPEG codec | Better suited for AI inference at edge (e.g., TinyML classification) and ultra-high-res GUIs (>1080p); lacks hardware JPEG acceleration for medical imaging pipelines | Select when raw compute throughput and dual-core isolation outweigh JPEG/DSI requirements. |
| STM32F769NIK6 | Same core/peripherals but in TFBGA216 package with 168 I/Os, integrated 32 MB SDRAM, and identical DSI/JPEG features | Targeted at space-constrained designs needing maximum I/O count and embedded SDRAM for large frame buffers or OS-based applications | Select when board area is constrained and ≥160 I/Os or integrated SDRAM are required - not pin-compatible with LQFP100. |
Compared with STM32F767VGT7, the H743 offers higher compute density but sacrifices JPEG acceleration critical for imaging, while the F769NIK6 retains identical functionality in a denser package with more I/Os and embedded memory - making it ideal for next-gen HMI where layout space is premium.
Availability
STM32F767VGT7 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and smart building gateways requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing lines.
Supply support for STM32F767VGT7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32F7 series targets high-end embedded applications demanding real-time performance, rich graphics, and industrial connectivity - designed specifically for human-machine interfaces, medical devices, and industrial gateways where deterministic response and peripheral integration are critical.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F767VGT7 achieves 216 MHz maximum CPU frequency using the internal PLL with a 4–26 MHz crystal oscillator input. This requires proper configuration of the voltage regulator (VOS scale 1), stable 1.2 V core supply via VCAP1/VCAP2 decoupling, and enabling the ART Accelerator with L1 cache. The 462 DMIPS rating is measured per Dhrystone 2.1 benchmark under these conditions.
Does this MCU support secure boot and cryptographic operations?
Yes - the STM32F767VGT7 includes a True Random Number Generator (RNG), CRC calculation unit, and supports secure firmware installation via the built-in ROM bootloader (activated by BOOT0). While it lacks a dedicated cryptographic accelerator, AES-128/256 and SHA-1/256 can be implemented in software using the FPU and TCM RAM for performance-critical keys and certificates.
Can the LCD-TFT controller drive displays without external components?
Yes - the integrated LCD-TFT controller supports parallel RGB (up to 24-bit) with programmable timing (HSYNC/VSYNC/DE) and direct connection to common TFT panels. No external display controller or video RAM is needed for resolutions up to XGA (1024×768), though external SDRAM via FMC may be used for larger frame buffers or dual-display configurations.
What debug interfaces are supported and what trace capability exists?
The device supports SWD and JTAG interfaces for debugging and programming. It also integrates the Cortex-M7 Trace Macrocell™ (ETM), enabling instruction and data trace via SWO or dedicated trace port - allowing cycle-accurate profiling and real-time analysis of interrupt latency, cache hits/misses, and peripheral DMA activity in complex real-time applications.
STM32F767VGT7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F767VGT7 FAQ
1.How can I place an order for STM32F767VGT7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F767VGT7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F767VGT7 reliable?
The price and inventory of STM32F767VGT7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F767VGT7 is usually 5 days.
3.What payment methods are accepted for STM32F767VGT7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F767VGT7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F767VGT7?
STM32F767VGT7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F767VGT7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F767VGT7?
For technical support, including STM32F767VGT7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F767VGT7 requirements.
6.How does Aetrix verify that STM32F767VGT7 is sourced from the original manufacturer or authorized distributors?
All STM32F767VGT7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F767VGT7 meets industry standards.
7.What is the process for return or replacement of STM32F767VGT7?
All STM32F767VGT7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F767VGT7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F767VGT7 part is unused and in its original packaging.
Return procedure for STM32F767VGT7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F767VGT7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

