STMicroelectronics STM32F767ZGT6
- Part No.:
- STM32F767ZGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32F767ZGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,755
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F767ZGT6 from STMicroelectronics is a high-performance Arm® Cortex®-M7 32-bit microcontroller with FPU, delivering 462 DMIPS at 216 MHz, 2 MB dual-bank flash, 512 KB SRAM (including 128 KB data TCM), USB OTG HS/FS, and integrated LCD-TFT + MIPI DSI controllers. It serves as the main application processor in industrial HMI, medical imaging front-ends, and networked edge gateways requiring real-time graphics and multi-protocol connectivity.
For engineers reviewing the STM32F767ZGT6 datasheet, STM32F767ZGT6 pinout, STM32F767ZGT6 application, or STM32F767ZGT6 equivalent, key selection criteria include its 216 MHz Cortex-M7 core with L1 cache, dual-bank flash for seamless firmware updates, hardware JPEG codec, Ethernet MAC with IEEE 1588v2 support, and 100-pin LQFP package with 164 fast I/Os up to 108 MHz.
Technical Context
The STM32F767ZGT6 implements a tightly coupled memory architecture with separate 16 KB instruction and data caches, ART Accelerator enabling zero-wait-state execution from flash, and dual-bank flash supporting concurrent read-while-write operations. Its AXI-AHB bus matrix enables simultaneous high-bandwidth access by CPU, DMA, and peripherals including FMC, DSI, and Ethernet MAC.
It integrates three independent CAN 2.0B controllers, two SDMMC interfaces, SPDIFRX, HDMI-CEC, and dual SAIs for audio processing - all synchronized via multiple PLLs (main PLL, PLLI2S, PLLSAI) with dedicated clock trees for display, audio, and system domains. The DSI host controller supports up to 720p@30 Hz with embedded MIPI D-PHY.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M7 with FPU, 216 MHz max frequency, 462 DMIPS performance - enables deterministic real-time control alongside complex signal processing. |
| Flash Memory | 2 MB dual-bank flash with read-while-write - allows live firmware updates without halting application execution. |
| SRAM | 512 KB (128 KB data TCM + 16 KB instruction TCM + 4 KB backup) - TCM RAM guarantees zero-latency access for time-critical ISR and control loops. |
| Graphics Acceleration | Chrom-ART Accelerator (DMA2D) + hardware JPEG codec + LCD-TFT controller (XGA) + DSI host (720p@30 Hz) - offloads GUI rendering and image decoding from CPU. |
| Connectivity | 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 3× CAN 2.0B, 4× USART (12.5 Mbps), 6× SPI (54 Mbps), 2× USB OTG (HS/FS), 2× SDMMC - supports industrial networking and multi-sensor aggregation. |
| Analog Peripherals | 3× 12-bit ADC (2.4 MSPS, up to 24 channels), 2× 12-bit DAC, DFSDM (8 channels/4 filters), temperature sensor - enables high-fidelity sensor acquisition and closed-loop analog control. |
| Package & I/O | LQFP100 (14 × 14 mm), 168 I/Os with interrupt capability, 164 fast I/Os (108 MHz), 166 5 V-tolerant pins - provides robust pinout for mixed-signal PCB layout and legacy interface compatibility. |
Pinout & Package
LQFP100 package (14 × 14 mm, 0.5 mm pitch), ECOPACK2-compliant, with exposed thermal pad. Pinout validated per STMicroelectronics DS11532 Rev 9, Section 4 (Pinouts and pin description) and Table 11 (pin and ball definitions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VCAP1/2 | Core, analog, and regulator decoupling supplies | Separate power domains ensure noise isolation for ADC/DAC and stable core voltage under dynamic load. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O banks (GPIOA–G) | 168 total I/Os with configurable pull-up/down, alternate functions, and interrupt capability - supports flexible peripheral mapping and board-level routing. |
| PH0/PH1 | High-speed external crystal oscillator input/output | 4–26 MHz crystal support for precise system timing; internal 16 MHz RC (±1%) available for boot or low-cost operation. |
| PD0/PD1 | USART2 TX/RX | Dedicated UART pins with hardware flow control - used for debug console, bootloader communication, or sensor telemetry. |
| PE2–PE7 | FSMC_D0–D5 (external memory interface) | Enables connection to NOR/NAND/PSRAM/SDRAM - critical for expanding code/data space beyond on-chip memory. |
| PF10–PF15 | DSIHOST_CK+/CK−, DSIHOST_DATA0+/−, etc. | MIPI D-PHY physical layer pins - drive high-speed differential signals for embedded display panels (e.g., 720p LCD with DSI interface). |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator + L1 cache | Eliminates flash wait states at 216 MHz, enabling deterministic real-time response for motor control and safety-critical tasks. |
| Dual-bank flash memory | Supports atomic firmware updates: one bank executes while the other receives new image - essential for field-deployed industrial devices. |
| Chrom-ART Accelerator (DMA2D) | Hardware-accelerated 2D graphics operations (copy, fill, blend) reduce CPU load by >70% in GUI-intensive applications like medical displays. |
| IEEE 1588v2 Ethernet MAC | Hardware timestamping with sub-100 ns precision enables precise time synchronization in distributed automation systems (e.g., PLC networks). |
| DFSDM with digital filters | Direct sigma-delta modulator interface with programmable decimation and filtering - replaces external DSP for high-resolution current/voltage sensing in inverters. |
Applications
| Industrial HMI Panel | Medical Imaging Front-End |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time alarm visualization and trend logging. IC Role / Device Role / Timing Role: Main application processor executing FreeRTOS-based GUI framework, driving 800×480 TFT via LTDC and DSI, synchronizing with EtherCAT slave timing. Use Value: Chrom-ART and JPEG codec enable smooth animated UI transitions and DICOM thumbnail rendering without frame drops. | Use Scenario: Portable ultrasound device capturing and preprocessing RF echo data before transmission to cloud analytics. IC Role / Device Role / Timing Role: Real-time signal processor handling beamforming, envelope detection, and JPEG compression of B-mode frames using DMA2D and hardware JPEG engine. Use Value: Dual-bank flash allows secure over-the-air firmware upgrades during idle periods without interrupting diagnostic sessions. |
| Smart Energy Gateway | Networked Building Controller |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, CANopen, and M-Bus meters into MQTT/HTTPS uplinks. IC Role / Device Role / Timing Role: Protocol translation hub with three isolated CAN interfaces, dual SDMMC for local data buffering, and Ethernet MAC for upstream TLS-secured comms. Use Value: IEEE 1588v2 timestamping ensures synchronized energy meter readings across distributed substations. | Use Scenario: HVAC controller managing VAV boxes, chillers, and lighting via BACnet/IP and KNX over Ethernet and RS-485. IC Role / Device Role / Timing Role: Central control unit running BACnet stack, interfacing with 12-bit ADCs for temperature/humidity, DACs for valve actuation, and RTC for scheduling. Use Value: 512 KB SRAM (with 128 KB data TCM) accommodates full BACnet stack + real-time PID loop buffers with guaranteed latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H743VIT6 | Higher clock (480 MHz), dual-core (Cortex-M7 + M4), 2 MB flash, 1 MB RAM, no DSI but added GPU (Chrom-ART + GPU2D), enhanced crypto | Better suited for AI inference at edge (e.g., anomaly detection on vibration sensors) and richer GUIs (multi-layer OpenGL ES) | Select when needing >2x CPU throughput, dual-core RTOS partitioning, or advanced security (AES-256/HASH/RNG) |
| STM32F769NIH6 | Same core/peripherals but in 216-ball TFBGA216 package; adds capacitive touch controller (TS) | Optimized for compact, high-I/O-density designs with integrated touch sensing (e.g., handheld test equipment) | Select when board space is constrained and projected capacitive touch is required - not pin-compatible with LQFP100 |
Compared with STM32F767ZGT6, the H743 offers higher compute density and security for next-gen edge AI, while the F769NIH6 trades package size for integrated touch - both require PCB redesign and toolchain revalidation.
Availability
STM32F767ZGT6 is available at Aetrix Electronics and suitable for industrial HMI, medical imaging front-ends, and smart energy gateways requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32F767ZGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive chips since 1987.
The STM32F7 series targets high-end embedded applications demanding real-time performance, rich graphics, and multi-protocol connectivity - specifically engineered for industrial automation, medical devices, and IoT edge nodes where deterministic latency and peripheral integration are critical.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F767ZGT6 achieves 216 MHz via its Arm Cortex-M7 core with ART Accelerator and 16 KB I/D caches. This eliminates flash wait states, allowing zero-latency instruction fetch. Voltage must be ≥2.7 V, and VCAP1/VCAP2 capacitors (2.2 µF each) must be correctly placed per Section 6.3.2 of DS11532 Rev 9 to stabilize the internal regulator.
Does it support hardware encryption and secure boot?
Yes - it includes a true random number generator (RNG), CRC calculation unit, and supports secure firmware installation via STM32CubeProgrammer with AES-128 encrypted images. However, unlike the H7 series, it lacks dedicated cryptographic accelerators (AES, HASH, PKA); software libraries (STM32 Cryptographic Library) provide certified implementations.
Can the DSI interface drive a 1080p display?
No - the DSI host controller is rated for up to 720p@30 Hz (Section 3.47, DS11532 Rev 9). For 1080p, external bridge ICs (e.g., Parade PS8640) or migration to STM32H753/H757 with dual-display support is required. The LTDC controller supports XGA (1024×768) natively.
What debug interfaces are supported and what are their bandwidth limits?
SWD and JTAG are supported, with SWD being the default for production programming. The Cortex-M7 Trace Macrocell™ enables real-time instruction tracing at up to 100 MHz via 4-bit trace port. Full-speed trace requires external debugger (e.g., ST-LINK/V3 with trace buffer) and consumes dedicated GPIO pins (PB3/PB4 for SWO/TRACECLK).
STM32F767ZGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32F7
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M7
- Core Size:
- 32-Bit Single-Core
- Speed:
- 216MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F767ZGT6 FAQ
1.How can I place an order for STM32F767ZGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F767ZGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F767ZGT6 reliable?
The price and inventory of STM32F767ZGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F767ZGT6 is usually 5 days.
3.What payment methods are accepted for STM32F767ZGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F767ZGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F767ZGT6?
STM32F767ZGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F767ZGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F767ZGT6?
For technical support, including STM32F767ZGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F767ZGT6 requirements.
6.How does Aetrix verify that STM32F767ZGT6 is sourced from the original manufacturer or authorized distributors?
All STM32F767ZGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F767ZGT6 meets industry standards.
7.What is the process for return or replacement of STM32F767ZGT6?
All STM32F767ZGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F767ZGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F767ZGT6 part is unused and in its original packaging.
Return procedure for STM32F767ZGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F767ZGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

