STMicroelectronics STM32G031J6M6TR
- Part No.:
- STM32G031J6M6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM32G031J6M6TR.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,742
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G031J6M6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M0+ microcontroller in TSSOP20 package, operating at up to 64 MHz with 32 KB Flash, 8 KB SRAM, and integrated 12-bit ADC (0.4 µs conversion), dual USARTs (one with LIN/ISO7816), and RTC with alarm. It targets cost-sensitive industrial control, smart sensors, and battery-powered IoT edge nodes requiring low-power operation down to Shutdown mode (150 nA).
For engineers reviewing the STM32G031J6M6TR datasheet, STM32G031J6M6TR pinout, STM32G031J6M6TR application, or STM32G031J6M6TR equivalent, key selection criteria include its 20-pin TSSOP footprint, 1.7–3.6 V supply range, 11 timers (including two low-power LPTIMs), 5-channel DMA, and support for SWD debug - all validated for production use per DS12992 Rev 4 (June 2025).
Technical Context
The STM32G031J6M6TR implements an Arm Cortex-M0+ core with MPU, supporting TrustZone-like memory protection via readout protection (RDP) levels and securable flash area. Its clock system integrates four oscillators: 4–48 MHz HSE, 32 kHz LSE with calibration, 16 MHz HSI (±1%), and 32 kHz LSI (±5%), enabling precise timing across Run, Stop, and Standby modes.
Peripheral interconnect uses a hierarchical AHB/APB bus matrix with configurable DMA request mapping. The ADC supports hardware oversampling up to 16-bit resolution and operates across full 0–3.6 V input range, while dual I²C interfaces include Fast-mode Plus (1 Mbit/s) with extra current sink and SMBus/PMBus compatibility - both capable of waking from Stop mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 64 MHz max - enables deterministic real-time control with <10 ns interrupt latency. |
| Memory | 32 KB Flash (with securable area & protection), 8 KB SRAM (HW parity) - supports firmware updates and data integrity in field-deployed devices. |
| ADC | 12-bit, 0.4 µs conversion, up to 16 external channels - delivers fast analog sensing for motor feedback or environmental monitoring. |
| Timers | 11 timers: 1x 128 MHz-capable advanced timer (TIM1), 4x general-purpose 16-bit, 2x low-power 16-bit (LPTIM1/2), 2x watchdogs - covers motor control, PWM generation, and ultra-low-power wake-up scheduling. |
| Communication | 2× I²C (Fast-mode Plus), 2× USART (one with LIN/ISO7816), 1× LPUART, 2× SPI - provides flexible wired connectivity for sensor hubs and industrial gateways. |
| Power Modes | Shutdown (150 nA), Standby (300 nA), Stop 1 (1.1 µA), Sleep (52 µA @ 64 MHz) - enables multi-year battery life in metering and wearables. |
| Operating Temp | −40°C to 85°C - qualified for industrial ambient environments without derating. |
| Supply Voltage | 1.7 V to 3.6 V - compatible with single-cell Li-ion, LiFePO₄, and 3.3 V rail systems without external regulators. |
Pinout & Package
STM32G031J6M6TR is housed in a 20-pin TSSOP package (6.4 × 4.4 mm, pitch 0.65 mm), optimized for compact PCB layouts and automated assembly. Pin functions are fully defined per Table 12 (DS12992 Rev 4, p.36) and validated for 5 V-tolerant I/Os on PA0–PA15, PB0–PB1, and PF0–PF1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual power pins ensure stable core/regulator operation; decoupling required per layout guidelines (DS12992 §5.1.6). |
| NRST | Active-low reset input | Accepts 1.65–5.5 V logic; internal pull-up; supports external reset button or supervisor IC integration. |
| PA0–PA15, PB0–PB1, PF0–PF1 | General-purpose I/Os | Up to 18 GPIOs; most support external interrupts, alternate functions (USART/I²C/SPI), and 5 V tolerance - simplifies level-shifting in mixed-voltage systems. |
| BOOT0 | Boot mode selection | Pulled low internally; external pull-up enables system memory boot for factory programming or recovery. |
| SYSCLK, SWDIO, SWCLK | Debug and clock interface | Serial Wire Debug (SWD) pins enable in-circuit programming and real-time trace without dedicated JTAG header space. |
Key Features
| Feature | Design Value |
|---|---|
| Low-power RTC with alarm | Retains time/date and triggers wakeup from Stop/Standby/Shutdown using 32 kHz LSE - enables scheduled sensor sampling without MCU wake-up overhead. |
| Programmable voltage detector (PVD) | Monitors VDD against 8 selectable thresholds (2.2–2.9 V); generates interrupt or reset - prevents erratic behavior during brownout conditions. |
| Hardware CRC unit | Performs IEEE-802.3 CRC-32 on memory blocks or peripheral data streams - accelerates firmware signature verification and communication frame integrity checks. |
| Temperature sensor & VREFINT | Calibrated on-chip temperature sensor (±1.5°C accuracy) and internal voltage reference (1.21 V ±1%) - enables self-calibration and battery voltage monitoring without external components. |
| Secure boot & RDP | Readout Protection Level 1 (RDP1) prevents flash dump; securable area isolates cryptographic keys - meets basic firmware IP protection requirements for OEM deployments. |
Applications
| Industrial Sensor Node | Smart Meter Interface |
|---|---|
Use Scenario: Battery-powered temperature/humidity node transmitting data via UART to LoRaWAN gateway every 15 minutes. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, RTC-triggered wakeup, LPUART transmission, and deep-sleep power gating. Use Value: 150 nA Shutdown current extends 2xAA alkaline battery life beyond 5 years; integrated 32 kHz LSE calibration eliminates external crystal cost. | Use Scenario: Pulse-counting interface between mechanical utility meter and PLC, requiring ISO7816-compatible serial framing and tamper detection. IC Role / Device Role / Timing Role: Protocol translator and pulse accumulator with LIN/ISO7816 USART, RTC timestamping, and VBAT-backed registers. Use Value: Single USART supports both ISO7816 smart card framing and LIN physical layer - reduces BOM count versus discrete transceivers. |
| Motor Control Actuator | IoT Edge Gateway Hub |
Use Scenario: Brushless DC fan controller with speed regulation, overtemperature shutdown, and status reporting via I²C to host MCU. IC Role / Device Role / Timing Role: Dedicated motion subsystem running closed-loop PID on TIM1 PWM outputs, reading thermistor via ADC, and communicating via Fast-mode Plus I²C. Use Value: 128 MHz-capable TIM1 delivers 15.6 ns PWM resolution for fine-grained torque control; 5 V-tolerant I²C pins interface directly with 5 V host without level shifters. | Use Scenario: Multi-protocol bridge aggregating BLE sensor data (via UART), RS-485 Modbus (via USART + transceiver), and local display (SPI-driven OLED). IC Role / Device Role / Timing Role: Protocol concentrator with dual USARTs (one for BLE module, one for RS-485), SPI for display, and DMA-managed data movement. Use Value: 5-channel DMA offloads CPU during concurrent UART/SPI transfers; hardware oversampling improves ADC-based supply monitoring accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G030F6P6TR | 20-pin TSSOP, same core/peripherals but only 16 KB Flash, no securable area, no VREFBUF | Lacks hardware voltage reference buffer and secure boot features - unsuitable for calibrated sensing or firmware IP protection | Select when cost is primary constraint and security/analog precision are non-critical |
| NXP LPC802M011JDH20 | Arm Cortex-M0+, 30 MHz, 16 KB Flash, 4 KB SRAM, no RTC alarm, no LPUART, no 5 V-tolerant I/Os | Lower performance and fewer low-power peripherals - requires external RTC and level shifters for mixed-voltage designs | Select only for legacy NXP toolchain alignment where ultra-low-cost overrides feature parity |
Compared with STM32G031J6M6TR, the STM32G030F6P6TR sacrifices security and analog reference capability for lower unit cost, while the LPC802M011JDH20 lacks critical low-power timing and interface robustness - making the G031J6M6TR the optimal balance of integration, security, and industrial-grade power efficiency.
Availability
STM32G031J6M6TR is available at Aetrix Electronics and suitable for industrial sensor nodes, smart meter interfaces, motor control actuators, and IoT edge gateway hubs requiring stable component supply through 2030 and beyond.
Supply support for STM32G031J6M6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and MEMS sensors - with over 40 years of automotive and industrial qualification heritage.
The STM32G0 series targets cost-sensitive, low-power embedded applications demanding high integration and long-term supply stability - designed specifically for smart industrial peripherals, consumer IoT endpoints, and programmable logic replacements.
FAQ
What is the maximum operating frequency and associated voltage range for STM32G031J6M6TR?
The STM32G031J6M6TR achieves 64 MHz maximum CPU frequency within the full 1.7–3.6 V supply range, verified per DS12992 Rev 4 §5.3.1. At 1.7 V, it operates up to 24 MHz; at 3.3 V, full 64 MHz is guaranteed. No external voltage scaling circuitry is required - the internal regulator maintains core voltage across the entire range.
Does STM32G031J6M6TR support hardware encryption or secure boot features?
It supports Readout Protection Level 1 (RDP1) to prevent unauthorized flash memory access and includes a securable flash area for isolating cryptographic keys or firmware secrets. While it lacks dedicated AES engines, its CRC unit and RDP1 meet baseline firmware IP protection requirements per IEC 62443-3-3 Annex A.2 for industrial edge devices.
Can the internal 32 kHz LSE oscillator be calibrated, and what is its accuracy after calibration?
Yes - the LSE oscillator supports automatic calibration against the HSE clock source, achieving ±5 ppm accuracy after calibration (DS12992 §5.3.8). Calibration values are stored in system memory and applied at boot; no external trim capacitor or user intervention is needed for production deployment.
How many I/O pins are 5 V tolerant, and which specific pins support this feature?
18 I/O pins are 5 V tolerant: PA0–PA15, PB0–PB1, and PF0–PF1. This is confirmed in DS12992 §5.3.14 and Table 52. These pins tolerate 5.5 V regardless of VDD level (1.7–3.6 V), enabling direct interfacing with legacy 5 V peripherals like RS-232 transceivers or industrial I/O modules without external level shifters.
STM32G031J6M6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Series:
- STM32G0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 64MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, SmartCard, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 6
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 8x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G031J6M6TR FAQ
1.How can I place an order for STM32G031J6M6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G031J6M6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G031J6M6TR reliable?
The price and inventory of STM32G031J6M6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G031J6M6TR is usually 5 days.
3.What payment methods are accepted for STM32G031J6M6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G031J6M6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G031J6M6TR?
STM32G031J6M6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G031J6M6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G031J6M6TR?
For technical support, including STM32G031J6M6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G031J6M6TR requirements.
6.How does Aetrix verify that STM32G031J6M6TR is sourced from the original manufacturer or authorized distributors?
All STM32G031J6M6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G031J6M6TR meets industry standards.
7.What is the process for return or replacement of STM32G031J6M6TR?
All STM32G031J6M6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G031J6M6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G031J6M6TR part is unused and in its original packaging.
Return procedure for STM32G031J6M6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G031J6M6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

