STMicroelectronics STM32G041K6U3
- Part No.:
- STM32G041K6U3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-UFQFN Exposed Pad
- Datasheet:
-
STM32G041K6U3.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,431
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G041K6U3 from STMicroelectronics is an Arm® Cortex®-M0+ 32-bit microcontroller with 32 KB Flash, 8 KB SRAM, 1.7–3.6 V operation, -40°C to 85°C temperature range, and integrated AES-128/256 encryption. It delivers 64 MHz CPU performance, features a 12-bit 0.4 µs ADC (up to 16 external channels), and supports dual USARTs with LIN/IrDA/ISO7816 capability - deployed in smart metering front-ends and industrial sensor nodes requiring secure, low-power edge processing.
For engineers reviewing the STM32G041K6U3 datasheet, STM32G041K6U3 pinout, STM32G041K6U3 application, or STM32G041K6U3 equivalent, key selection criteria include its 28-pin UFQFPN package, 5 V-tolerant GPIOs, hardware RNG, calendar RTC with Stop-mode wakeup, and dual I²C interfaces supporting Fast-mode Plus (1 Mbit/s) with SMBus/PMBus compatibility.
Technical Context
The STM32G041K6U3 implements a single-core Arm Cortex-M0+ with Memory Protection Unit (MPU), enabling secure partitioning of code and data regions. Its clock system integrates four oscillators: 4–48 MHz HSE, 32 kHz LSE with calibration, 16 MHz HSI (±1%), and 32 kHz LSI (±5%), all feeding a flexible PLL for precise peripheral timing.
Peripheral interconnect uses a multi-layer AHB/APB bus matrix with DMA request multiplexer (DMAMUX), allowing five-channel DMA to arbitrate transfers across ADC, timers, USARTs, SPIs, and I²C without CPU intervention - critical for deterministic real-time control in motor drive and power conversion applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 64 MHz max - enables deterministic real-time execution with <10 ns interrupt latency for time-critical control loops. |
| Flash / RAM | 32 KB Flash (with securable area & readout protection), 8 KB SRAM with HW parity - supports firmware updates and safety-critical data integrity checks. |
| ADC | 12-bit, 0.4 µs conversion time, up to 16 external channels - captures fast transients in analog sensor signals (e.g., current sensing in DC-DC converters). |
| Timers | 11 timers including one 128 MHz-capable advanced-control timer (TIM1), two low-power timers (LPTIM1/2), and SysTick - enables PWM generation, encoder counting, and ultra-low-power periodic wakeups. |
| Crypto | AES-128/256 hardware accelerator + True RNG - provides FIPS-compliant key derivation and secure boot without software overhead. |
| Communication | 2× I²C (Fast-mode Plus, SMBus/PMBus), 2× USART (LIN/IrDA/ISO7816), 1× LPUART, 2× SPI (32 Mbit/s) - supports mixed-protocol industrial fieldbus gateways. |
| Supply Range | 1.7–3.6 V with programmable BOR/PVD and four low-power modes (Sleep/Stop/Standby/Shutdown) - ensures robust operation across battery, USB, and wide-input DC-DC rails. |
Pinout & Package
STM32G041K6U3 is housed in a 28-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN28) package, 4 mm × 4 mm, 0.5 mm pitch, with exposed thermal pad. Pin assignment conforms to ST's standard STM32G041x6 pinout for UFQFPN28 (document DS12993 Rev 4, Table 12).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply / Ground | Dual VDD/VSS pairs ensure stable core and I/O rail decoupling; VDDA separate for ADC reference stability. |
| PA0–PA15, PB0–PB11, PF0–PF1 | General-purpose I/O | Up to 25 GPIOs; multiple pins support 5 V-tolerant inputs and configurable pull-up/down - simplifies level-shifting in mixed-voltage systems. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7, PA9, PA10, PA11, PA12, PA13, PA14, PA15, PB0, PB1, PB3, PB4, PB5, PB6, PB7, PB8, PB9, PB10, PB11, PF0, PF1 | Alternate function mapping | Supports USART1/2, SPI1/2, I²C1/2, ADC1_IN0–IN15, TIM1–3, LPTIM1/2, RTC_TAMP, and SWDIO/SWCLK - enables full peripheral utilization within 28-pin footprint. |
| NRST | Active-low reset input | Externally controllable reset with internal pull-up; accepts 1.65–5.5 V logic - compatible with both 3.3 V and 5 V supervisory circuits. |
| BOOT0 | Boot mode selection | High at power-on selects system memory bootloader; tied low via 10 kΩ resistor to VSS for normal Flash execution - enables field firmware recovery without debugger. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware AES engine | Accelerates encryption/decryption at >10 MB/s with zero CPU load - essential for OTA firmware signing and TLS handshake offload. |
| Calendar RTC with alarm | Retains time/date across Stop/Standby modes using VBAT; supports periodic wakeup every 1 s to 1 month - enables scheduled sensor sampling without main power. |
| True RNG | Meets NIST SP800-90B entropy requirements; output rate ≥10 Mbit/s - satisfies cryptographic key generation for secure boot and session keys. |
| 5 V-tolerant I/Os | 25 pins tolerate 5 V on inputs while powered from 1.7–3.6 V - eliminates external level shifters when interfacing with legacy 5 V peripherals. |
| Low-power UART (LPUART) | Operates in Stop mode at 32 kHz LSE clock; wakeup latency <15 µs - maintains always-on communication capability with <1 µA sleep current. |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Bidirectional energy measurement with tamper detection and secure data logging in DIN-rail mounted meters. IC Role / Device Role / Timing Role: Main application MCU handling metrology ADC sampling, RTC-based billing intervals, AES-encrypted data storage, and RS-485/PLC communication via USART1. Use Value: Integrated 12-bit ADC with hardware oversampling achieves ±0.1% energy accuracy; securable Flash prevents firmware tampering. |
Use Scenario: Wireless vibration/temperature node in predictive maintenance systems, operating from coin-cell battery for >5 years. IC Role / Device Role / Timing Role: System controller managing MEMS sensor acquisition, LPTIM2-triggered ADC conversions, LPUART wakeup, and AES-encrypted BLE packet prep. Use Value: Shutdown mode draws 100 nA; RTC alarm wakes MCU every 10 s to sample sensors - extends battery life beyond 60 months. |
| Home Appliance Control | Medical Diagnostic Handheld |
Use Scenario: Motor control and user interface in compact washing machine control boards with EMI-sensitive environments. IC Role / Device Role / Timing Role: Real-time motor commutation via TIM1 PWM outputs, touch sensing on GPIOs, and I²C display interface with SMBus alert response. Use Value: 128 MHz-capable TIM1 delivers 15.6 ns PWM resolution; Fast-mode Plus I²C tolerates noise-induced glitches on shared bus lines. |
Use Scenario: Portable ECG/SpO₂ device requiring clinical-grade signal fidelity, regulatory compliance, and secure patient data handling. IC Role / Device Role / Timing Role: Signal acquisition hub synchronizing analog front-end ADC, temperature sensor, and ISO7816 smart card interface for secure identity verification. Use Value: VREFINT and VREFBUF enable ratiometric ADC measurements; 96-bit unique ID supports device-level traceability per FDA 21 CFR Part 11. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G031K6U3 | Same UFQFPN28 package, identical peripherals, but only 16 KB Flash and no AES engine. | Suitable for cost-sensitive, non-secure applications like basic lighting control where crypto is unnecessary. | Select when security features are omitted and Flash demand ≤16 KB; retains full pin and software compatibility. |
| STM32G071K8U3 | Same package, 64 KB Flash, 16 KB SRAM, adds USB 2.0 FS, more timers, and enhanced analog (dual ADC, DAC), but higher BOM cost. | Required for USB-connected devices (e.g., PC-peripheral diagnostics tools) needing higher memory headroom and analog precision. | Choose when USB connectivity or dual ADC/DAC functionality is mandatory; not drop-in due to different Flash/SRAM layout. |
Compared with STM32G031K6U3, the G041K6U3 adds hardware AES and doubles Flash to 32 KB for secure firmware updates; versus STM32G071K8U3, it trades USB and extra analog resources for lower cost and power - ideal for secure, battery-constrained edge nodes without host interface needs.
Availability
STM32G041K6U3 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, home appliance control, and portable medical diagnostics requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature conditions.
Supply support for STM32G041K6U3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32G0 series targets cost-sensitive, ultra-low-power embedded applications demanding security and rich peripheral integration - optimized for battery-powered IoT endpoints and resource-constrained industrial controls.
FAQ
What is the maximum operating frequency and voltage range of the STM32G041K6U3?
The STM32G041K6U3 operates at up to 64 MHz CPU frequency across a supply voltage range of 1.7 V to 3.6 V. Its internal 16 MHz RC oscillator has ±1% accuracy with PLL support, and the device supports dynamic voltage scaling to optimize power vs. performance. Absolute maximum ratings specify VDD/VSS = –0.3 V to 4.0 V, with I/O pins rated for 5 V tolerance on designated FT_e pins.
Does the STM32G041K6U3 support secure boot and firmware authentication?
Yes - the STM32G041K6U3 includes hardware AES-128/256 acceleration, a true random number generator (RNG) compliant with NIST SP800-90B, and Flash readout protection (RDP) levels that prevent unauthorized firmware extraction. Boot ROM implements secure boot checking against signed images stored in Flash, and the securable area allows isolation of cryptographic keys and sensitive routines from application code.
How many I/O pins are 5 V tolerant, and which packages support them?
All 25 GPIOs on the UFQFPN28 package (including PA0–PA15, PB0–PB11, PF0–PF1) are 5 V tolerant when configured as inputs, per ST's electrical characteristics (DS12993 Rev 4, Table 52). This applies specifically to the STM32G041K6U3 in UFQFPN28; other variants (e.g., LQFP32) retain the same I/O tolerance but differ in pin count and layout.
What low-power modes are available, and what is the typical current draw in Shutdown mode?
The STM32G041K6U3 supports Sleep, Stop, Standby, and Shutdown modes. In Shutdown mode with RTC and backup registers disabled, typical current consumption is 100 nA at 25°C (VDD = 3.3 V), per DS12993 Rev 4, Table 31. With RTC enabled and VBAT supplied, current rises to ~300 nA - enabling decade-long battery operation in maintenance-free sensor deployments.
STM32G041K6U3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-UFQFN Exposed Pad
- Series:
- STM32G0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 64MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 18x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G041K6U3 FAQ
1.How can I place an order for STM32G041K6U3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G041K6U3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G041K6U3 reliable?
The price and inventory of STM32G041K6U3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G041K6U3 is usually 5 days.
3.What payment methods are accepted for STM32G041K6U3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G041K6U3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G041K6U3?
STM32G041K6U3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G041K6U3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G041K6U3?
For technical support, including STM32G041K6U3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G041K6U3 requirements.
6.How does Aetrix verify that STM32G041K6U3 is sourced from the original manufacturer or authorized distributors?
All STM32G041K6U3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G041K6U3 meets industry standards.
7.What is the process for return or replacement of STM32G041K6U3?
All STM32G041K6U3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G041K6U3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G041K6U3 part is unused and in its original packaging.
Return procedure for STM32G041K6U3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G041K6U3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

