STMicroelectronics STM32G071CBU7TR
- Part No.:
- STM32G071CBU7TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32G071CBU7TR.pdf
- Description:
- IC MCU 32BIT 128KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:2,572
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G071CBU7TR from STMicroelectronics is a 32-bit Arm® Cortex®-M0+ microcontroller with 128 KB Flash, 36 KB SRAM, and integrated USB Type-C Power Delivery controller. It operates from 1.7–3.6 V, supports -40°C to 125°C extended temperature range, and delivers up to 64 MHz CPU frequency. It targets embedded control in smart power adapters, industrial sensors, and battery-powered IoT edge nodes requiring secure firmware execution and low-power RTC wake-up.
For engineers reviewing the STM32G071CBU7TR datasheet, STM32G071CBU7TR pinout, STM32G071CBU7TR application, or STM32G071CBU7TR equivalent, key selection criteria include its dual 12-bit DACs with sample-and-hold, 14-timer suite (including two 128 MHz-capable advanced timers), 12-bit 0.4 µs ADC with hardware oversampling, and native USB Type-C PD controller for source/sink negotiation - all in a compact UFQFPN48 package.
Technical Context
The STM32G071CBU7TR integrates an Arm Cortex-M0+ core with Memory Protection Unit (MPU) for real-time task isolation and secure code partitioning. Its clock system combines four oscillators - 4–48 MHz HSE, 32 kHz LSE with calibration, 16 MHz HSI (±1%), and 32 kHz LSI (±5%) - enabling precise timing across active and ultra-low-power modes.
Peripheral interconnect uses a flexible AHB/APB matrix supporting concurrent DMA transfers across 7-channel DMA controller with DMAMUX routing. Analog subsystem includes two rail-to-rail comparators with programmable hysteresis, temperature sensor, VREFINT, and VBAT monitoring - all directly accessible via dedicated ADC channels without software overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 64 MHz max - deterministic real-time execution with 2.25 CoreMark/MHz efficiency. |
| Memory | 128 KB Flash (with securable area & readout protection), 36 KB SRAM (32 KB with HW parity) - enables secure boot + robust data logging. |
| Analog Peripherals | 12-bit 0.4 µs ADC (16 ext. channels, 16-bit oversampling), two 12-bit DACs with sample-and-hold - supports closed-loop motor control and analog waveform generation. |
| Timers | 14 timers including TIM1 (advanced-control, 128 MHz capable), two LPTIMs, SysTick, WWDG/IWDG - enables PWM generation, precision timing, and fail-safe supervision. |
| Communication | Four USARTs (two ISO7816/LIN/IrDA), two I²C (Fast-mode Plus, 1 Mbit/s), two SPI (32 Mbit/s), HDMI CEC, USB Type-C PD controller - full protocol stack support for power negotiation and serial device interfacing. |
| Power Management | 1.7–3.6 V operation, Sleep/Stop/Standby/Shutdown modes, programmable BOR/PVD, VBAT supply for RTC - achieves sub-µA standby current with fast wake-up (<5 µs from Stop). |
| Package & Temp | UFQFPN48 (7 × 7 mm), ECOPACK2-compliant, -40°C to +125°C operating range - suitable for thermally constrained industrial and automotive-adjacent applications. |
Pinout & Package
STM32G071CBU7TR is housed in a 48-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN48) package with 0.5 mm pitch, 7 × 7 mm body, and exposed thermal pad. Pin layout supports full GPIO remapping, 5 V-tolerant I/Os on selected pins, and dedicated debug (SWDIO/SWCLK) and reset (NRST) terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground | Dual-domain supply decoupling required: VDD/VSS for digital logic, VDDA/VSSA for analog peripherals to ensure ADC/DAC accuracy. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2, PF0–PF1 | General-purpose I/O | Up to 60 fast I/Os; most support external interrupt, timer capture/compare, and alternate functions - enables direct peripheral multiplexing without external logic. |
| PA9/PA10, PB6/PB7, etc. | USART/I²C/SPI alternate function pins | Hardware-peripheral mapping allows simultaneous use of four USARTs, two I²C, and two SPI - eliminates software bit-banging overhead. |
| PA1, PA4, PA5, PA6, PA7 | ADC input channels | 16 external ADC channels mapped across ports A–F - supports multi-sensor acquisition with single-scan sequencing. |
| PA4, PA5 | DAC outputs | Two independent 12-bit DACs with internal buffer - drives analog actuators or reference voltages without external op-amps. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) for programming and real-time trace - enables in-circuit debugging with minimal pin count. |
Key Features
| Feature | Design Value |
|---|---|
| USB Type-C Power Delivery controller | Integrated PD PHY and policy engine - handles source/sink role negotiation, voltage/current contract management, and VCONN switching without external IC. |
| Secure firmware execution | Readout protection (RDP), securable Flash area, 96-bit unique ID - prevents unauthorized firmware extraction and enables device authentication. |
| Low-power analog subsystem | Two rail-to-rail comparators with programmable hysteresis and output routing to timers - enables zero-crossing detection and battery-level threshold triggering. |
| Flexible clock architecture | Four independent oscillators + PLL with dynamic switching - maintains timing integrity during mode transitions and enables adaptive power scaling. |
| Robust I/O capability | Multiple 5 V-tolerant pins, ±4 kV ESD protection (HBM), configurable pull-up/pull-down - simplifies level-shifting and improves field reliability in noisy environments. |
Applications
| Smart Power Adapters | Industrial Sensor Nodes |
|---|---|
Use Scenario: USB-C PD-enabled wall adapters negotiating 5–20 V / 0–5 A power contracts with laptops and mobile devices. IC Role / Device Role: Main system controller managing PD communication, voltage regulation feedback, thermal monitoring, and LED status indication. Use Value: Integrated PD controller eliminates discrete transceivers and policy engines, reducing BOM cost and PCB footprint by >30% versus discrete solutions. | Use Scenario: Battery-powered vibration/temperature/pressure sensors deployed in factory machinery with wireless telemetry. IC Role / Device Role: Edge processing node performing sensor fusion, local anomaly detection, and scheduled BLE/Wi-Fi transmission. Use Value: Sub-µA Standby current with RTC alarm wake-up extends 2000 mAh Li-ion battery life to >5 years in periodic sampling mode. |
| Motor Control Modules | Medical Wearables |
Use Scenario: Compact BLDC motor drivers for HVAC fans and small appliances using six-step commutation. IC Role / Device Role: Real-time motor controller executing PWM generation, current sensing (via ADC), and overcurrent protection (via comparators). Use Value: TIM1's 128 MHz input clock enables 20 ns PWM resolution at 20 kHz switching frequency - critical for torque ripple reduction. | Use Scenario: ECG/PPG patch monitors requiring analog front-end signal conditioning and low-noise data acquisition. IC Role / Device Role: Signal acquisition hub digitizing analog biosignals, applying digital filtering, and encrypting data before transmission. Use Value: 12-bit ADC with hardware oversampling achieves effective 14-bit ENOB at 1 kSPS - meets AAMI EC13 clinical accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G071CBT6 | LQFP48 package (instead of UFQFPN48); identical electrical specs and peripheral set. | Better suited for prototyping and manual soldering; larger footprint limits high-density layouts. | Select when board assembly uses reflow-only processes or requires easier test probe access. |
| STM32G081CBU7 | Adds AES-128 hardware crypto accelerator and true random number generator (TRNG); same package and pinout. | Required for FIPS-compliant secure boot, encrypted OTA updates, or cryptographic key derivation in regulated medical/industrial systems. | Select when end-product certification mandates hardware-based cryptography beyond basic RDP/unique ID. |
Compared with STM32G071CBT6, the CBU7TR offers superior thermal performance and smaller footprint in volume production; versus STM32G081CBU7, it trades crypto acceleration for lower unit cost where security requirements are met by software-only implementations.
Availability
STM32G071CBU7TR is available at Aetrix Electronics and suitable for smart power adapters, industrial sensor nodes, motor control modules, and medical wearables requiring stable component supply across multi-year production cycles.
Supply support for STM32G071CBU7TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32G0 series targets cost-sensitive, power-constrained embedded applications demanding high integration, robust security primitives, and seamless toolchain compatibility - bridging entry-level Cortex-M0+ performance with mainstream ecosystem support.
FAQ
What is the maximum operating frequency and corresponding supply voltage range?
The STM32G071CBU7TR achieves a maximum CPU frequency of 64 MHz across its full 1.7–3.6 V operating voltage range. At 1.7 V, the maximum guaranteed frequency is 24 MHz; above 2.0 V, full 64 MHz operation is supported per DS12232 Rev 5 Section 5.3.1. Voltage scaling is managed automatically by the internal regulator during mode transitions.
Does this MCU support hardware encryption, and if not, what security features are included?
The STM32G071CBU7TR does not include AES or hash accelerators. It provides foundational security via Readout Protection (RDP) levels, securable Flash memory regions, 96-bit unique device identifier, and tamper-detect capable backup registers. These features enable secure boot verification and firmware IP protection but require software libraries for cryptographic operations.
How many I/O pins support 5 V tolerance, and which specific pins are they?
31 I/O pins are 5 V-tolerant: all pins in Port A (PA0–PA15), Port B (PB0–PB15), and PF0–PF1, excluding PA13/PA14 (SWD) and BOOT0. Tolerance is valid only when VDD is powered (1.7–3.6 V); no 5 V input is allowed during reset or power-down states per Section 5.3.14 of DS12232 Rev 5.
What is the wakeup time from Stop mode using the LPUART, and how is it measured?
Wakeup from Stop mode using LPUART occurs in ≤6.5 µs (typical) after detecting a start bit, as specified in Table 36 of DS12232 Rev 5. This measurement includes oscillator stabilization, clock tree reconfiguration, and NVIC vector fetch - verified under VDD = 3.3 V, TA = 25°C, with HSI16 enabled and LPUART clock sourced from LSE.
STM32G071CBU7TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32G0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 64MHz
- Connectivity:
- HDMI-CEC, I2C, IrDA, LINbus, SPI, UART/USART, USB Type-C™ (Power Delivery)
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 36K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 17x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G071CBU7TR FAQ
1.How can I place an order for STM32G071CBU7TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G071CBU7TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G071CBU7TR reliable?
The price and inventory of STM32G071CBU7TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G071CBU7TR is usually 5 days.
3.What payment methods are accepted for STM32G071CBU7TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G071CBU7TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G071CBU7TR?
STM32G071CBU7TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G071CBU7TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G071CBU7TR?
For technical support, including STM32G071CBU7TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G071CBU7TR requirements.
6.How does Aetrix verify that STM32G071CBU7TR is sourced from the original manufacturer or authorized distributors?
All STM32G071CBU7TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G071CBU7TR meets industry standards.
7.What is the process for return or replacement of STM32G071CBU7TR?
All STM32G071CBU7TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G071CBU7TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G071CBU7TR part is unused and in its original packaging.
Return procedure for STM32G071CBU7TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G071CBU7TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
