STMicroelectronics STM32G071K8T3
- Part No.:
- STM32G071K8T3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
STM32G071K8T3.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,369
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G071K8T3 from STMicroelectronics is a 32-bit Arm® Cortex®-M0+ microcontroller in UFQFPN32 package, operating up to 64 MHz with 64 KB Flash, 36 KB SRAM, and integrated USB Type-C Power Delivery controller. It features two 12-bit DACs, 12-bit ADC (0.4 µs conversion), four USARTs (including ISO7816/LIN support), and operates across 1.7–3.6 V supply for industrial sensor nodes and smart power peripherals.
For engineers reviewing the STM32G071K8T3 datasheet, STM32G071K8T3 pinout, STM32G071K8T3 application, or STM32G071K8T3 equivalent, key selection criteria include its USB-C PD controller integration, dual DAC capability for analog output generation, low-power timer support for battery-backed RTC operation, and 5 V-tolerant GPIOs enabling direct interfacing with legacy logic.
Technical Context
The STM32G071K8T3 implements an Arm Cortex-M0+ core with Memory Protection Unit (MPU) and supports multiple clock sources: 4–48 MHz HSE crystal, 32 kHz LSE with calibration, and internal 16 MHz RC (±1 %) with PLL. Its interconnect architecture routes peripherals-including ADC, DAC, comparators, and communication interfaces-through a multi-layer AHB/APB bus matrix for deterministic latency.
Power management includes programmable Brownout Reset (BOR), voltage detector (PVD), and four low-power modes (Sleep, Stop, Standby, Shutdown) with VBAT backup for RTC and registers. The device integrates a 96-bit unique ID, CRC calculation unit, and serial wire debug (SWD) for secure development and traceability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 64 MHz max - enables real-time control with deterministic interrupt latency under 12 cycles. |
| Flash / RAM | 64 KB Flash (securable area), 36 KB SRAM (32 KB with HW parity) - supports firmware updates and robust data buffering with error detection. |
| Analog Peripherals | 12-bit ADC (16 ch, 0.4 µs), two 12-bit DACs, two rail-to-rail comparators - enables closed-loop analog sensing and actuation without external converters. |
| Communication | Four USARTs (2 with ISO7816/LIN), two I²C (Fast-mode Plus), two SPI (32 Mbit/s), HDMI CEC, USB-C PD controller - supports multi-protocol connectivity in compact power delivery systems. |
| Timers | 14 timers including two 128 MHz-capable advanced timers, one 32-bit general-purpose, five 16-bit GP, two low-power - delivers motor control, PWM generation, and precise timekeeping across power states. |
| Supply & Temp | 1.7–3.6 V operation, -40°C to 105°C ambient - suitable for extended-temperature industrial and automotive body electronics applications. |
| I/O Capability | Up to 28 fast I/Os, all mappable to external interrupts, multiple 5 V-tolerant - simplifies level-shifting and reduces BOM cost in mixed-voltage designs. |
Pinout & Package
STM32G071K8T3 is housed in a 5 mm × 5 mm UFQFPN32 (A0B8) package with 0.5 mm pitch, ECOPACK2-compliant, and optimized for space-constrained PCB layouts. Pin assignment follows ST's standard STM32G0 series mapping with dedicated VDD/VSS pairs, NRST, BOOT0, and SWDIO/SWCLK debug pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Separate domains enable noise isolation between digital logic and precision analog circuits (ADC/DAC). |
| VSS, VSSA, VSSIO2 | Ground return paths | Dedicated analog ground (VSSA) minimizes coupling into sensitive ADC reference paths. |
| PA0–PA15, PB0–PB15, PF0–PF1 | General-purpose I/Os | 28 total GPIOs; most support 5 V tolerance and remappable alternate functions (USART, SPI, I²C, timers). |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts external push-button or supervisor IC assertion. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for field firmware recovery via USART. |
| SWDIO / SWCLK | Serial Wire Debug interface | Two-pin debug port supporting full flash programming, real-time variable inspection, and breakpoint debugging. |
| USB_DP / USB_DM | USB Type-C PD physical layer | Differential pair for USB-C CC logic communication and power role negotiation (source/sink). |
Key Features
| Feature | Design Value |
|---|---|
| USB-C Power Delivery controller | Integrated hardware block handles CC logic, VCONN switching, and PD message parsing-eliminates need for external PD PHY or MCU-based protocol stack. |
| Low-power RTC with calendar | Runs from VBAT during Standby/Shutdown with alarm and periodic wakeup-enables energy-harvesting systems to maintain time without main supply. |
| Hardware CRC unit | Dedicated peripheral computes CRC-32 over memory blocks in single-cycle-per-byte-accelerates firmware integrity checks and OTA update validation. |
| Programmable voltage detector (PVD) | Monitors VDD against 8 selectable thresholds (2.2–2.9 V); triggers interrupt or reset-supports graceful shutdown before brownout-induced corruption. |
| Secure boot with ROP | Readout protection (Level 1/2) prevents Flash dump via debug interface; securable area isolates cryptographic keys from application code. |
Applications
| Smart USB-C Power Adapter | Industrial Sensor Node |
|---|---|
Use Scenario: Compact AC/DC adapter negotiating 5–20 V, 5 A power profiles with host devices using USB-C PD 3.0. IC Role / Device Role: Main system controller executing PD policy engine, managing MOSFET gate drivers, monitoring temperature/voltage, and handling USB-C CC signaling. Use Value: Integrated USB-C PD controller reduces component count by 3+ ICs (PHY, MCU, level shifter), while dual DACs calibrate current-sense amplifiers and adjust feedback references. | Use Scenario: Battery-powered environmental monitor logging temperature, humidity, and CO₂ via I²C sensors, transmitting data via LoRaWAN gateway. IC Role / Device Role: Central data acquisition and wireless coordination unit, sampling analog sensors, managing sleep/wakeup cycles, and driving UART-to-LoRa bridge. Use Value: 12-bit ADC with hardware oversampling achieves ±0.5 °C thermal accuracy; low-power timers and Stop mode extend battery life beyond 5 years on CR2032. |
| Motor Control Actuator | Medical Diagnostic Interface |
Use Scenario: Brushless DC motor driver module for HVAC blower or pump, requiring commutation timing, current sensing, and fault reporting. IC Role / Device Role: Real-time motor controller generating 6-channel complementary PWM, reading shunt-based current feedback, and detecting overcurrent/overtemp faults. Use Value: Two 128 MHz-capable advanced timers deliver sub-microsecond dead-time insertion; dual comparators enable fast analog fault detection (<100 ns response). | Use Scenario: Portable ECG front-end module acquiring biopotential signals, filtering noise, and streaming digitized waveforms to smartphone via BLE. IC Role / Device Role: Analog signal conditioner and digital interface hub-driving precision ADC, buffering data in SRAM, and formatting packets for UART/BLE transmission. Use Value: 12-bit ADC with internal VREFINT and temperature sensor enables drift-compensated measurements; 36 KB SRAM buffers >4 seconds of raw ECG at 1 kHz sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G071K8U3 | Same die, QFN32 package but with wettable flanks (UFQFPN32-WF) for automated optical inspection (AOI) compatibility. | Targeted at high-volume SMT lines requiring solder-joint verification; identical electrical specs and pinout. | Select when AOI or X-ray inspection is mandated in production; no firmware or layout changes needed. |
| STM32G081K8T3 | Same footprint, but with 128 KB Flash, 36 KB SRAM, and enhanced USB-C PD feature set (e.g., extended message support). | Suitable for future-proofed designs requiring larger firmware image size or advanced PD negotiation capabilities. | Choose if firmware growth headroom or USB-C PD certification beyond basic source/sink roles is required. |
Compared with STM32G071K8U3, the K8T3 offers standard QFN reliability without wettable flanks; versus STM32G081K8T3, it trades Flash capacity and PD extensions for lower unit cost and identical qualification status in extended temperature grades.
Availability
STM32G071K8T3 is available at Aetrix Electronics and suitable for smart power adapters, industrial sensor nodes, motor control actuators, and medical diagnostic interfaces requiring stable component supply across automotive-grade temperature ranges and long lifecycle commitments.
Supply support for STM32G071K8T3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32G0 series targets cost-sensitive, power-efficient embedded applications demanding rich analog integration, USB-C connectivity, and robust security-positioned as the entry-level Arm Cortex-M0+ platform for next-generation smart peripherals.
FAQ
What is the maximum operating frequency and supported voltage range for STM32G071K8T3?
The STM32G071K8T3 operates at up to 64 MHz using its internal 16 MHz RC oscillator with PLL or external crystal sources. Its supply voltage range is strictly 1.7 V to 3.6 V across all operating modes; operation outside this range may cause functional failure or permanent damage. The device includes built-in POR/PDR and programmable BOR to ensure reliable startup and brownout recovery within this window.
Does STM32G071K8T3 support hardware encryption or secure boot features?
Yes, the STM32G071K8T3 includes Readout Protection (ROP) Levels 1 and 2 to prevent unauthorized Flash memory access via debug interfaces, and a securable area that isolates critical code and keys from the main application. While it lacks dedicated AES or PKA accelerators, its MPU enforces memory access permissions, and the CRC unit supports firmware signature verification during boot-forming a foundational secure boot chain.
Can STM32G071K8T3 drive 5 V logic directly without level shifters?
Yes, up to 28 GPIO pins on the STM32G071K8T3 are explicitly rated as 5 V-tolerant when configured as inputs or open-drain outputs-even with VDD = 1.7 V. This allows direct connection to 5 V peripherals like legacy UART transceivers or I²C pull-ups without external level-shifting components, reducing BOM cost and board area in mixed-voltage systems.
What debug interface does STM32G071K8T3 use, and what tools are compatible?
The STM32G071K8T3 uses Serial Wire Debug (SWD) with two pins: SWDIO and SWCLK. It is fully supported by ST-LINK v2/v3 debug probes, SEGGER J-Link, and OpenOCD-based toolchains. No JTAG header is required; SWD enables full flash programming, real-time register inspection, and hardware breakpoints-compatible with STM32CubeIDE, Keil MDK, and IAR Embedded Workbench out of the box.
STM32G071K8T3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-LQFP
- Series:
- STM32G0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 64MHz
- Connectivity:
- HDMI-CEC, I2C, IrDA, LINbus, SPI, UART/USART, USB Type-C™ (Power Delivery)
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, Temp Sensor, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 36K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 13x12b; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G071K8T3 FAQ
1.How can I place an order for STM32G071K8T3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G071K8T3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G071K8T3 reliable?
The price and inventory of STM32G071K8T3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G071K8T3 is usually 5 days.
3.What payment methods are accepted for STM32G071K8T3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G071K8T3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G071K8T3?
STM32G071K8T3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G071K8T3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G071K8T3?
For technical support, including STM32G071K8T3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G071K8T3 requirements.
6.How does Aetrix verify that STM32G071K8T3 is sourced from the original manufacturer or authorized distributors?
All STM32G071K8T3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G071K8T3 meets industry standards.
7.What is the process for return or replacement of STM32G071K8T3?
All STM32G071K8T3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G071K8T3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G071K8T3 part is unused and in its original packaging.
Return procedure for STM32G071K8T3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G071K8T3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

