STMicroelectronics STM32G0B1CBT3TR
- Part No.:
- STM32G0B1CBT3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32G0B1CBT3TR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,658
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G0B1CBT3TR from STMicroelectronics is a 32-bit Arm® Cortex®-M0+ microcontroller operating up to 64 MHz, featuring 128 KB SRAM with hardware parity, 512 KB dual-bank Flash with read-while-write and securable area, and integrated FDCAN, USB 2.0 FS (crystal-less), and USB Type-C™ Power Delivery controller - deployed in industrial motor control and smart power delivery systems.
For engineers reviewing the STM32G0B1CBT3TR datasheet, STM32G0B1CBT3TR pinout, STM32G0B1CBT3TR application, or STM32G0B1CBT3TR equivalent, key selection criteria include dual-bank Flash security architecture, 128 MHz-capable timers for advanced motor control, FDCAN timing precision, VBAT-backed RTC with periodic wakeup, and 5 V-tolerant I/O mapping across 94 pins.
Technical Context
The device implements an Arm Cortex-M0+ core with Memory Protection Unit (MPU) and supports TrustZone®-like secure boot via securable Flash area and hardware-based readout protection (RDP). Its clock system integrates four oscillators - HSE (4–48 MHz), LSE (32.768 kHz), HSI16 (±1%), and HSI48 (for crystal-less USB) - with programmable PLL for precise peripheral clock derivation.
Peripheral interconnect uses a hierarchical AHB/APB bus matrix enabling concurrent DMA transfers and low-latency interrupt response. The 12-channel DMA controller supports flexible request mapping to peripherals including ADC, SPI, USART, and timers - critical for deterministic real-time control loops in motor and power conversion applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 64 MHz max - enables real-time deterministic execution of motor FOC algorithms and USB protocol stacks. |
| Flash Memory | 512 KB dual-bank with RWW - allows seamless firmware updates without halting operation; supports secure boot partitioning. |
| SRAM | 128 KB with hardware parity - ensures data integrity in safety-critical control variables and communication buffers. |
| FDCAN Controllers | Two ISO 11898-1 compliant controllers - provide time-triggered CAN FD capability for automotive-grade diagnostics and actuator coordination. |
| USB Interface | USB 2.0 Full-Speed device/host + crystal-less operation - eliminates external 48 MHz crystal, reducing BOM cost and board space. |
| USB PD Controller | Dedicated Type-C™ Power Delivery PHY and protocol engine - enables autonomous source/sink role negotiation and voltage/current policy enforcement. |
| Timers | 15 timers including two 128 MHz-capable advanced-control timers - support PWM generation with sub-nanosecond dead-time insertion for 3-phase inverter gate drivers. |
| I/O Count | Up to 94 fast I/Os, multiple 5 V-tolerant - simplifies interface to legacy industrial sensors, encoders, and level-shifted communication buses. |
Pinout & Package
STM32G0B1CBT3TR is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. Pin functions are validated per ST's DS13560 Rev 6 "Pin assignment and description" (Table 12, p.47) and alternate function mapping (Tables 13–20).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | 1.7–3.6 V core supply; separate VDDA/VSSA required for analog accuracy; VDDIO2 supports 1.65–3.6 V I/O domain. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) clock and data - enables non-intrusive real-time debugging without dedicated JTAG pins. |
| PA11/PA12 | USB D+/D− | Full-speed USB 2.0 differential pair - supports crystal-less operation using internal HSI48 oscillator calibrated by USB SOF. |
| PD0/PD1 | FDCAN1 TX/RX | Dedicated CAN transceiver interface - supports bit rates up to 5 Mbps with programmable sample point and synchronization jump width. |
| PC11/PC12 | USB PD CC1/CC2 | Type-C™ configuration channel inputs - detect plug orientation, negotiate power roles (SRC/SNK), and manage VBUS discharge. |
| VBAT | Backup power supply | Supplies RTC and backup registers during main power loss - enables calendar alarm and tamper detection in standby mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank Flash with RWW | Enables over-the-air firmware updates while executing from active bank - critical for uninterrupted industrial equipment operation. |
| Hardware CRC unit | Accelerates checksum computation for firmware image validation and communication frame integrity (e.g., CAN FD, USB). |
| 12-bit ADC with oversampling | Delivers up to 16-bit effective resolution at 0.4 µs conversion time - supports high-fidelity current sensing in motor phase legs. |
| Two 12-bit DACs | Provide low-power sample-and-hold outputs for analog reference generation or sensor calibration signals. |
| Three rail-to-rail comparators | Enable fast overvoltage/overcurrent trip detection with programmable hysteresis - used in hardware fault protection paths. |
| Low-power modes (Stop/Standby/Shutdown) | Consumes as low as 0.25 µA in Shutdown mode with VBAT-powered RTC - extends battery life in portable power tools and smart chargers. |
Applications
| Industrial Motor Control | Smart USB-C Power Delivery |
|---|---|
Use Scenario: 3-phase BLDC motor drive in HVAC compressors with field-oriented control (FOC) and real-time thermal monitoring. IC Role / Device Role / Timing Role: Main system controller executing FOC loop at 20 kHz, managing gate driver PWM, ADC sampling, and CAN diagnostics. Use Value: Dual 128 MHz timers enable precise 3-phase PWM with <1 ns dead-time jitter; FDCAN synchronizes multi-axis motion profiles across distributed drives. | Use Scenario: Programmable USB-C wall charger supporting 100 W PPS (Programmable Power Supply) with dynamic voltage/current negotiation. IC Role / Device Role / Timing Role: USB PD policy engine and power path controller managing VBUS switching, CC logic, and safety-critical fault shutdown. Use Value: Integrated USB PD PHY + protocol stack eliminates external PD controller IC; crystal-less USB reduces component count and EMI sources. |
| Energy Metering Gateway | Factory Automation I/O Module |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU data from smart meters and reporting via cellular/LTE. IC Role / Device Role / Timing Role: Communication hub handling six USARTs (three with ISO7816/LIN/IrDA), SPI flash storage, and AES-128 encryption. Use Value: Six USARTs with auto baud rate detection simplify integration with legacy metering ICs; 144 KB RAM buffers large encrypted telemetry payloads. | Use Scenario: Distributed digital I/O module with 32 isolated inputs/outputs, CAN backbone, and local logic processing. IC Role / Device Role / Timing Role: Real-time I/O coordinator managing GPIO interrupts, timer-based pulse counting, and FDCAN message filtering. Use Value: 94 5 V-tolerant I/Os directly interface to 24 V PLC sensors/actuators; programmable PVD monitors supply rail stability before initiating safe shutdown. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G0B1RCT3TR | Same core/peripherals but in LQFP64 package (64 pins); adds 16 more GPIOs and one extra USART. | Better suited for designs requiring >94 I/Os or additional UARTs for RS-485 gateways. | Select when board layout accommodates larger footprint and higher pin count is needed for expansion. |
| STM32G0C1VET6 | Higher Flash (512 KB) and SRAM (144 KB), same package (LQFP100), adds second USB PD port and enhanced crypto accelerators. | Targeted at dual-port USB-C chargers or secure edge nodes requiring AES/GCM acceleration. | Choose when cryptographic offload or redundant USB-C ports are mandatory; not drop-in compatible due to pinout and package differences. |
Compared with STM32G0B1CBT3TR, the STM32G0B1RCT3TR offers expanded I/O count in LQFP64 for modular industrial designs, while the STM32G0C1VET6 delivers cryptographic acceleration and dual USB PD - making it suitable for premium power delivery systems where security and redundancy outweigh cost and size constraints.
Availability
STM32G0B1CBT3TR is available at Aetrix Electronics and suitable for industrial motor control, smart USB-C power delivery, energy metering gateways, and factory automation I/O modules requiring stable component supply across extended temperature ranges (–40°C to 125°C).
Supply support for STM32G0B1CBT3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32G0 series targets cost-sensitive, power-efficient, and secure entry-level embedded applications - emphasizing rapid development, robust security features, and seamless integration with ST's ecosystem (STM32CubeMX, HAL libraries, and Nucleo boards).
FAQ
What is the maximum operating temperature rating for STM32G0B1CBT3TR?
The STM32G0B1CBT3TR is qualified for operation from –40°C to +125°C ambient temperature, verified per ST's industrial temperature grade specification (DS13560 Rev 6, Section 5.3.1). This rating applies to the full feature set including FDCAN, USB, and ADC performance, and is supported by thermal characterization data in Table 23 (page 67).
Does STM32G0B1CBT3TR support crystal-less USB operation?
Yes - the device integrates an HSI48 oscillator with automatic calibration against USB Start-of-Frame (SOF) packets, enabling full-speed USB 2.0 device and host operation without an external 48 MHz crystal. This is confirmed in Section 3.9 (Clocks and startup) and electrical characteristics Table 45 (HSI48 oscillator specs, page 87).
How many FDCAN interfaces does STM32G0B1CBT3TR include?
STM32G0B1CBT3TR integrates two independent FDCAN controllers compliant with ISO 11898-1:2015, supporting CAN FD frames up to 5 Mbps, programmable bit timing, and hardware timestamping. This is explicitly stated in the "Features" section (p.1) and detailed in Section 3.26 (p.35) of DS13560 Rev 6.
Is the 128 KB SRAM protected by hardware parity checking?
Yes - 128 KB of the total 144 KB SRAM includes hardware parity checking, as documented in the "Memories" feature list (p.1) and Section 3.4 (Embedded SRAM, p.16). Parity error detection triggers a HardFault exception, enabling fail-safe memory integrity monitoring in safety-critical applications.
STM32G0B1CBT3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32G0
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 64MHz
- Connectivity:
- CANbus, HDMI-CEC, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 144K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 17x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G0B1CBT3TR FAQ
1.How can I place an order for STM32G0B1CBT3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G0B1CBT3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G0B1CBT3TR reliable?
The price and inventory of STM32G0B1CBT3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G0B1CBT3TR is usually 5 days.
3.What payment methods are accepted for STM32G0B1CBT3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G0B1CBT3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G0B1CBT3TR?
STM32G0B1CBT3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G0B1CBT3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G0B1CBT3TR?
For technical support, including STM32G0B1CBT3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G0B1CBT3TR requirements.
6.How does Aetrix verify that STM32G0B1CBT3TR is sourced from the original manufacturer or authorized distributors?
All STM32G0B1CBT3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G0B1CBT3TR meets industry standards.
7.What is the process for return or replacement of STM32G0B1CBT3TR?
All STM32G0B1CBT3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G0B1CBT3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G0B1CBT3TR part is unused and in its original packaging.
Return procedure for STM32G0B1CBT3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G0B1CBT3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

