STMicroelectronics STM32G473CEU3TR
- Part No.:
- STM32G473CEU3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32G473CEU3TR.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:1,871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G473CEU3TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU and ART Accelerator, delivering 170 MHz/213 DMIPS performance, 512 KB Flash with ECC, 128 KB SRAM (96 KB + 32 KB CCM), and integrated analog peripherals including 5×12-bit ADCs (0.25 µs), 7×DAC channels, 6×op-amps, and CORDIC/FMAC math accelerators - deployed in motor control, digital power conversion, and industrial sensing systems.
For engineers reviewing the STM32G473CEU3TR datasheet, STM32G473CEU3TR pinout, STM32G473CEU3TR application, or STM32G473CEU3TR equivalent, key selection criteria include its UFQFPN48 package, 5 V-tolerant I/Os, triple FDCAN support for automotive-grade communication, hardware-based trigonometric and filtering acceleration, and dual-bank Flash with PCROP for secure firmware updates.
Technical Context
The STM32G473CEU3TR implements an Arm Cortex-M4 core with floating-point unit and DSP extensions, coupled with ST's Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash at 170 MHz. Its memory subsystem includes dual-bank 512 KB Flash with ECC and read-while-write capability, plus 96 KB SRAM with parity on first 32 KB and 32 KB CCM-SRAM with parity on instruction/data bus.
Analog integration centers on five independent 12-bit ADCs (up to 42 channels, 0.25 µs conversion), seven DAC channels (3 buffered external @ 1 MSPS, 4 unbuffered internal @ 15 MSPS), six rail-to-rail op-amps configurable as programmable-gain amplifiers, and dedicated hardware accelerators - CORDIC for sin/cos/tan/arctan and FMAC for FIR/IIR filter computation - all synchronized via a multi-AHB interconnect matrix.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions, 170 MHz max frequency, 213 DMIPS performance |
| Flash Memory | 512 KB with ECC, dual-bank architecture enabling read-while-write and secure PCROP protection |
| SRAM | 128 KB total: 96 KB general-purpose (32 KB with hardware parity), 32 KB CCM-SRAM with parity on both instruction and data buses |
| Analog Peripherals | 5×12-bit ADCs (42 ch, 0.25 µs), 7×DACs (3 buffered ext @ 1 MSPS, 4 unbuffered int @ 15 MSPS), 6×op-amps, 7×comparators, VREFBUF (2.048/2.5/2.9 V) |
| Hardware Accelerators | CORDIC engine for real-time trigonometric/logarithmic functions; FMAC for 32-bit filter coefficient computation and accumulation |
| Communication Interfaces | 3×FDCAN (flexible data-rate), 5×USART/UART (incl. LIN/IrDA), 4×I²C (Fast Mode Plus), 4×SPI (2 with I²S), USB FS, SAI, UCPD, LPUART |
| Timers & Control | 14 timers including 3×advanced motor-control timers (TIM1/TIM8/TIM20), 2×32-bit general-purpose, RTC with alarm/wakeup, independent/window watchdogs |
Pinout & Package
STM32G473CEU3TR is housed in a 48-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN48) package, 7 × 7 mm body, 0.5 mm pitch, exposed thermal pad, RoHS-compliant, rated for industrial temperature range (–40 °C to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | 1.71–3.6 V operation; separate analog domain enables noise-isolated precision measurements |
| VSS, VSSA | Digital & analog ground | Independent grounding paths reduce coupling between digital switching and analog signal chains |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/O | Up to 107 fast I/Os; multiple ports support 5 V tolerance, remappable interrupts, and timer/ADC/DAC alternate functions |
| NRST | Reset input | Active-low reset with internal pull-up; supports external reset assertion and low-power wakeup capability |
| BOOT0 | Boot mode select | Configures boot source (system memory, embedded Flash, or SRAM); sampled at reset only |
| OSC_IN / OSC_OUT | External crystal interface | Supports 4–48 MHz quartz oscillator for precise clock generation; optional HSE bypass mode |
| VBAT | Backup power supply | Supplies RTC and backup registers during main power loss; enables calendar timekeeping in standby/shutdown |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive Real-Time Accelerator (ART) | Enables 0-wait-state execution from Flash at 170 MHz, eliminating cache misses in deterministic real-time loops |
| Dual-bank Flash with PCROP | Allows seamless firmware updates while executing from one bank; PCROP secures bootloader or IP-critical code regions |
| CORDIC + FMAC co-processors | Offloads CPU-intensive math: CORDIC computes sin/cos/tan in ≤15 cycles; FMAC executes 32-bit filter taps with single-cycle MAC |
| Advanced analog integration | 6 op-amps accessible at all pins (not shared), 7 comparators with window mode, internal VREFBUF with three stable reference outputs |
| FDCAN with flexible data-rate | Supports CAN FD frames up to 5 Mbps data phase; enables high-bandwidth diagnostics and firmware updates in automotive/industrial networks |
Applications
| Motor Control System | Digital Power Converter |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC blowers and industrial drives. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, PWM generation (via TIM1/TIM8 advanced timers), ADC sampling synchronization, and current/voltage sensing. Use Value: Integrated CORDIC accelerates Clarke/Park transforms; 3×advanced timers provide 8-channel complementary PWM with dead-time insertion and emergency stop. |
Use Scenario: Closed-loop regulation in AC-DC SMPS, isolated DC-DC converters, and bidirectional battery chargers. IC Role / Device Role / Timing Role: Digital power controller managing voltage/current feedback loops, PWM modulation, and safety monitoring via analog comparators and op-amps. Use Value: 5×ADCs sample up to 42 signals simultaneously (phase currents, bus voltages, temps); 7×DACs generate precise reference and bias voltages for analog front-end conditioning. |
| Industrial Sensor Hub | Smart Grid Edge Node |
Use Scenario: Multi-sensor aggregation node for vibration, temperature, pressure, and humidity in predictive maintenance gateways. IC Role / Device Role / Timing Role: Sensor fusion processor with timestamped ADC acquisition, local FFT via CORDIC/FMAC, and protocol translation (CAN/UART → USB/LPUART). Use Value: Hardware parity on SRAM ensures data integrity; low-power timers and STOP modes enable <1.5 µA deep-sleep current with RTC wakeup. |
Use Scenario: Distribution automation terminal supporting fault detection, load monitoring, and grid synchronization in smart meters and reclosers. IC Role / Device Role / Timing Role: Real-time grid controller interfacing with isolation ADCs, FDCAN for substation communication, and RTC for event logging with microsecond timestamping. Use Value: Triple FDCAN controllers handle redundant SCADA links; VBAT-backed RTC maintains time accuracy during mains failure; UCPD supports USB-C power negotiation for field service interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | LQFP64 package (64-pin), 512 KB Flash, 128 KB SRAM, identical peripheral set but no UCPD controller | Suitable for space-constrained designs requiring more GPIOs or external memory (FSMC), but lacks USB Type-C power delivery interface | Select when board layout requires larger pitch or FSMC expansion; avoid if USB-C PD functionality is required |
| STM32G431KBU3 | UFQFPN32 package (32-pin), 128 KB Flash, 32 KB SRAM, reduced ADC/DAC/op-amp count, no CORDIC/FMAC | Targeted at cost-sensitive, lower-complexity motor control or sensor nodes where math acceleration and analog density are not critical | Select for simplified BOM and smaller footprint where full G473 feature set is unnecessary |
Compared with STM32G473CEU3TR, the STM32G474RET6 offers greater I/O and memory expansion at the cost of missing UCPD, while the STM32G431KBU3 reduces size and cost by omitting hardware math engines and analog resources - making each suitable for distinct tiers of system complexity and interface requirements.
Availability
STM32G473CEU3TR is available at Aetrix Electronics and suitable for motor control systems, digital power converters, industrial sensor hubs, and smart grid edge nodes requiring stable component supply, long-term manufacturability, and industrial temperature compliance.
Supply support for STM32G473CEU3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32G4 series targets high-performance, analog-rich embedded applications - combining real-time determinism, mathematical acceleration, and robust mixed-signal integration for digital power, motor control, and industrial automation.
FAQ
What is the maximum operating frequency and associated performance metric of the STM32G473CEU3TR?
The STM32G473CEU3TR operates at up to 170 MHz with an integer performance rating of 213 DMIPS (Dhrystone MIPS), achieved using the ART Accelerator for zero-wait-state Flash execution. Its Cortex-M4 core includes a single-precision FPU and DSP extensions, enabling efficient floating-point and fixed-point signal processing without software emulation overhead.
Does the STM32G473CEU3TR support hardware-accelerated mathematical functions, and how are they accessed?
Yes - it integrates two dedicated hardware accelerators: CORDIC for trigonometric, hyperbolic, and logarithmic functions (e.g., sin/cos/tan/arctan), and FMAC for filter coefficient computation and accumulation. Both are memory-mapped peripherals accessible via DMA or CPU register writes, with CORDIC completing typical operations in ≤15 cycles and FMAC supporting 32-bit MAC operations at full CPU speed.
What analog peripherals are integrated, and what are their key timing or resolution specifications?
The device integrates five 12-bit ADCs (0.25 µs conversion time, up to 42 channels, hardware oversampling up to 16-bit), seven DAC channels (3 buffered external @ 1 MSPS, 4 unbuffered internal @ 15 MSPS), six rail-to-rail op-amps (all terminals accessible, PGA mode supported), seven comparators, and an internal voltage reference buffer (VREFBUF) offering 2.048 V, 2.5 V, or 2.9 V outputs with ±0.5% accuracy.
How does the STM32G473CEU3TR manage power in low-energy applications?
It supports four low-power modes: Sleep (CPU stopped, peripherals active), Stop (1.28 µA typical with RTC running), Standby (0.5 µA with VBAT-powered RTC), and Shutdown (0.15 µA). Wakeup sources include EXTI lines, RTC alarm, comparator output, and USART start bit detection. The VREFBUF can be disabled in low-power modes to further reduce consumption.
STM32G473CEU3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32G4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, TRNG, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 21x12b SAR; D/A 7x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G473CEU3TR FAQ
1.How can I place an order for STM32G473CEU3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G473CEU3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G473CEU3TR reliable?
The price and inventory of STM32G473CEU3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G473CEU3TR is usually 5 days.
3.What payment methods are accepted for STM32G473CEU3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G473CEU3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G473CEU3TR?
STM32G473CEU3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G473CEU3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G473CEU3TR?
For technical support, including STM32G473CEU3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G473CEU3TR requirements.
6.How does Aetrix verify that STM32G473CEU3TR is sourced from the original manufacturer or authorized distributors?
All STM32G473CEU3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G473CEU3TR meets industry standards.
7.What is the process for return or replacement of STM32G473CEU3TR?
All STM32G473CEU3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G473CEU3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G473CEU3TR part is unused and in its original packaging.
Return procedure for STM32G473CEU3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G473CEU3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

