My Inquiry
My Account
STMicroelectronics STM32G473MEY3TR
- Part No.:
- STM32G473MEY3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 81-UFBGA, WLCSP
- Datasheet:
-
STM32G473MEY3TR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 81UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G473MEY3TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, 512 KB Flash (ECC-enabled), 170 MHz max CPU frequency (213 DMIPS), CORDIC and FMAC hardware accelerators, and integrated analog peripherals including five 12-bit ADCs (0.25 µs conversion), seven DAC channels, six rail-to-rail op-amps, and three FDCAN controllers - deployed in motor control systems requiring real-time signal processing and precision analog feedback.
For engineers reviewing the STM32G473MEY3TR datasheet, STM32G473MEY3TR pinout, STM32G473MEY3TR application, or STM32G473MEY3TR equivalent, key selection criteria include its dual-bank Flash with read-while-write capability, 5 V-tolerant GPIOs (up to 107), UCPD interface for USB Type-C™ power delivery, and ultra-fast comparators with programmable hysteresis - all critical for industrial motor drives and digital power supplies.
Technical Context
The STM32G473MEY3TR implements an Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash at 170 MHz, paired with a Memory Protection Unit (MPU) and securable memory regions including PCROP and 1 KB OTP. Its interconnect matrix supports concurrent high-bandwidth peripheral access without bus contention.
It integrates three independent FDCAN controllers compliant with ISO 11898-1:2015 (CAN FD), a USB 2.0 full-speed interface with LPM/BCD support, and a dedicated UCPD controller for USB Type-C™ power negotiation - enabling single-chip implementation of bidirectional power and data routing in compact embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions - enables floating-point math and signal processing in real time without software emulation. |
| Max Clock Frequency | 170 MHz (213 DMIPS) - delivers deterministic timing for closed-loop motor control with ≤1 µs interrupt latency. |
| Flash Memory | 512 KB with ECC, dual-bank, read-while-write - supports safe firmware updates and secure boot verification. |
| SRAM | 96 KB total: 32 KB CCM SRAM (parity-checked, instruction/data bus), 64 KB general-purpose - optimizes real-time task stack and DMA buffer allocation. |
| Analog Peripherals | 5 × 12-bit ADCs (42 ch, 0.25 µs), 7 × DACs (3 buffered ext., 4 unbuffered int.), 6 × op-amps (PGA mode), 7 × comparators - enables sensor fusion and analog front-end integration in one die. |
| Communication Interfaces | 3 × FDCAN, 5 × USART, 4 × I²C (Fast Mode Plus), 4 × SPI, 1 × SAI, 1 × USB FS, 1 × UCPD - supports multi-protocol industrial connectivity and USB-C PD negotiation. |
| Package & Pin Count | UFQFPN48 (7 × 7 mm, 0.5 mm pitch) - 48-pin compact footprint with 38 GPIOs, 5 V-tolerant on selected pins, suitable for space-constrained motor driver PCBs. |
Pinout & Package
STM32G473MEY3TR is housed in a 48-pin Ultra-Fine Pitch Quad Flat No-lead (UFQFPN48) package with 0.5 mm pitch, 7 × 7 mm body, and exposed thermal pad. Pinout conforms to ST's standardized UFQFPN48 mapping for STM32G4-series devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | 1.71–3.6 V operation; separate analog domain ensures clean reference for ADC/DAC/OPAMP. |
| VSS, VSSA | Digital & analog ground | Independent grounding reduces noise coupling between digital switching and precision analog circuits. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD2, PF0–PF1 | General-purpose I/O | Up to 38 GPIOs; multiple pins support 5 V tolerance, critical for interfacing with legacy industrial sensors and logic. |
| PA12/PA11 (USB_DM/USB_DP) | USB 2.0 full-speed interface | Dedicated differential pair with internal transceivers - eliminates need for external PHY in USB device applications. |
| PD0/PD1 (CAN_RX/CAN_TX) | FDCAN1 physical interface | Direct connection to external CAN transceiver; supports flexible data-rate up to 5 Mbit/s. |
| PA9/PA10 (USART1_TX/USART1_RX) | Asynchronous serial interface | Hardware flow control capable; used for bootloader communication and debug console in field-deployed units. |
| NRST | Active-low reset input | External reset assertion resets core, peripherals, and clocks - essential for system-level fault recovery. |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware trigonometric computation (sin/cos/tan/atan) in ≤10 cycles - replaces 100+ µs software routines in motor angle estimation. |
| FMAC unit | Dedicated filter math engine supporting biquad IIR and FIR coefficient updates in real time - enables adaptive digital power supply compensation. |
| UCPD controller | Integrated USB Type-C™ Power Delivery protocol engine with CC line monitoring and VCONN switching - reduces BOM count by eliminating external PD controller IC. |
| Advanced motor timers (TIM1/TIM8/TIM20) | Three 16-bit advanced-control timers with 8-channel PWM, dead-time insertion, and emergency stop - directly drives 3-phase inverter gate drivers with cycle-accurate protection. |
| VREFBUF | Internal voltage reference buffer with selectable outputs (2.048 V / 2.5 V / 2.9 V) - provides stable, low-noise reference for ADC/DAC without external components. |
Applications
| Industrial Motor Control | Digital Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of BLDC and PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, ADC sampling of phase currents at 100 kSPS, PWM generation with <100 ns dead-time accuracy. Use Value: Integrated CORDIC and FMAC reduce MCU loading by >40% vs. software-only implementations, enabling higher loop rates (≥20 kHz) within same clock budget. |
Use Scenario: Isolated AC/DC and DC/DC converters with adaptive voltage regulation and fault logging. IC Role / Device Role / Timing Role: Primary controller managing PWM duty cycle, monitoring output ripple via fast ADC, executing PID loops, and negotiating USB-C PD contracts. Use Value: On-chip UCPD + FDCAN allows unified power negotiation and diagnostics over single cable - eliminating separate PD controller and CAN transceiver. |
| Programmable Logic Controller (PLC) I/O Module | Medical Infusion Pump |
|
Use Scenario: Compact DIN-rail mounted I/O expansion module with analog input, digital output, and CAN bus connectivity. IC Role / Device Role / Timing Role: Acquisition of 0–10 V/4–20 mA sensor signals, isolation interface control, and real-time CAN messaging with timestamping. Use Value: Five independent ADCs with hardware oversampling (up to 16-bit effective resolution) eliminate external sigma-delta converters for precision analog input stages. |
Use Scenario: Battery-powered infusion pump requiring precise flow rate control, safety monitoring, and USB-C charging. IC Role / Device Role / Timing Role: Closed-loop stepper motor control, pressure sensing via analog front-end, battery voltage/current monitoring, and USB-C PD-aware charging management. Use Value: Integrated VBAT RTC + backup registers retain dose history during power loss; UCPD ensures safe 5–20 V charging without risk of overvoltage to medical circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same core/peripherals but LQFP64 package (64 pins), 512 KB Flash, no UCPD - adds more GPIOs and ADC channels, lacks USB-C PD controller. | Better suited for designs needing >38 GPIOs or additional analog inputs; not viable where USB-C power negotiation is mandatory. | Select when board layout allows larger package and USB-C PD is handled externally or omitted. |
| STM32H743VIT6 | Cortex-M7 core, 480 MHz, 2 MB Flash, dual-core option, no CORDIC/FMAC - higher compute throughput but no dedicated math accelerators; no UCPD. | Targeted at vision/AI edge inference or complex HMI; overkill for motor control where CORDIC/FMAC provide better efficiency per MHz. | Choose only if raw integer/FPU performance outweighs analog integration and USB-C PD requirements. |
Compared with STM32G473MEY3TR, the STM32G474RET6 trades USB-C PD capability for pin count and analog channel scalability, while the STM32H743VIT6 sacrifices domain-specific acceleration (CORDIC/FMAC) and UCPD for general-purpose compute headroom - making the G473MEY3TR uniquely optimized for compact, analog-rich, USB-C–enabled industrial edge nodes.
Availability
STM32G473MEY3TR is available at Aetrix Electronics and suitable for industrial motor control, digital power supplies, PLC I/O modules, and medical infusion pumps requiring stable component supply, long-term manufacturability, and automotive-grade reliability (AEC-Q100 not certified, but qualified per industrial temp range –40°C to +85°C).
Supply support for STM32G473MEY3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32G4 series targets high-efficiency, analog-intensive embedded applications - combining real-time performance, mathematical acceleration, and rich mixed-signal integration to replace multi-chip solutions in motor drives, digital power, and smart sensing.
FAQ
What is the maximum operating temperature range for STM32G473MEY3TR?
The STM32G473MEY3TR is rated for industrial temperature operation from –40°C to +85°C ambient, validated per ST's qualification standards. Thermal performance is specified with θJA = 49.5°C/W (UFQFPN48, 4-layer board), and junction temperature must remain below 125°C under sustained 170 MHz operation with active peripherals.
Does STM32G473MEY3TR support hardware encryption or secure boot?
Yes - it includes securable memory areas, proprietary code readout protection (PCROP), and a 96-bit unique ID. While it lacks a dedicated cryptographic accelerator (e.g., AES engine), PCROP and memory locking enable secure bootloader implementation and firmware IP protection against unauthorized readout or modification.
Can the CORDIC unit be used for motor position calculation in real time?
Yes - the CORDIC accelerator computes sine, cosine, arctangent, and magnitude in fixed-point arithmetic with deterministic latency (≤10 cycles). In FOC applications, it calculates rotor electrical angle from Clarke/Park transforms at ≥20 kHz loop rates without consuming CPU cycles, verified in ST's AN5023 and G4-based motor SDK examples.
Is the UFQFPN48 package RoHS-compliant and lead-free?
Yes - STM32G473MEY3TR in UFQFPN48 packaging meets RoHS Directive 2011/65/EU and REACH SVHC requirements. The package uses lead-free matte tin finish on terminals and complies with JEDEC J-STD-020 moisture sensitivity level MSL3 (260°C reflow peak, 168-hour floor life).
STM32G473MEY3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 81-UFBGA, WLCSP
- Series:
- STM32G4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, TRNG, WDT
- Number of I/O:
- 67
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 42x12b SAR; D/A 7x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G473MEY3TR FAQ
1.How can I place an order for STM32G473MEY3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G473MEY3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G473MEY3TR reliable?
The price and inventory of STM32G473MEY3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G473MEY3TR is usually 5 days.
3.What payment methods are accepted for STM32G473MEY3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G473MEY3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G473MEY3TR?
STM32G473MEY3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G473MEY3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G473MEY3TR?
For technical support, including STM32G473MEY3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G473MEY3TR requirements.
6.How does Aetrix verify that STM32G473MEY3TR is sourced from the original manufacturer or authorized distributors?
All STM32G473MEY3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G473MEY3TR meets industry standards.
7.What is the process for return or replacement of STM32G473MEY3TR?
All STM32G473MEY3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G473MEY3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G473MEY3TR part is unused and in its original packaging.
Return procedure for STM32G473MEY3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G473MEY3TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
