My Inquiry
My Account
STMicroelectronics STM32G473RET3
- Part No.:
- STM32G473RET3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32G473RET3.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G473RET3 from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, 512 KB Flash (ECC), 128 KB SRAM (96 KB + 32 KB CCM), and integrated analog peripherals including five 12-bit ADCs (0.25 µs), seven 12-bit DACs, six operational amplifiers, and CORDIC/FMAC math accelerators - deployed in motor control, digital power conversion, and industrial sensing systems.
For engineers reviewing the STM32G473RET3 datasheet, STM32G473RET3 pinout, STM32G473RET3 application, or STM32G473RET3 equivalent, key selection criteria include its 170 MHz CPU frequency, FDCAN support for flexible data-rate automotive/industrial networks, dual-bank read-while-write Flash, hardware parity on critical SRAM blocks, and UCPD interface for USB Type-C™ power delivery control.
Technical Context
The STM32G473RET3 implements a tightly coupled Arm Cortex-M4 core with FPU and Adaptive Real-time Accelerator (ART) enabling zero-wait-state execution from Flash at 170 MHz. Its interconnect matrix routes up to 107 GPIOs, 16-channel DMA, and multiple bus masters (CPU, DMA, FSMC, QUADSPI) with configurable priority arbitration.
Analog subsystem integration includes three buffered external DAC channels (1 MSPS), four unbuffered internal DACs (15 MSPS), seven rail-to-rail comparators, and six op-amps usable in programmable-gain amplifier (PGA) mode - all sharing common voltage reference buffer (VREFBUF) with selectable 2.048 V / 2.5 V / 2.9 V outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 170 MHz max frequency, 213 DMIPS performance |
| Flash Memory | 512 KB with ECC, dual-bank architecture enabling read-while-write and secure PCROP |
| SRAM | 96 KB main SRAM (first 32 KB with hardware parity), plus 32 KB CCM SRAM with parity on instruction/data bus |
| Analog Peripherals | 5 × 12-bit ADCs (42 channels total, 0.25 µs conversion), 7 × 12-bit DACs (3 buffered ext./4 unbuffered int.), 6 × op-amps (PGA-capable), 7 × comparators |
| Timers & Control | 14 timers including 3 × advanced motor-control timers (TIM1/TIM8/TIM20) with dead-time generation and emergency stop |
| Communication | 3 × FDCAN controllers (flexible data rate), 5 × USART/UART, 4 × I²C (Fast Mode Plus), 4 × SPI, USB 2.0 FS, SAI, LPUART, UCPD for USB Type-C™ PD |
| Math Acceleration | CORDIC engine for trigonometric/logarithmic functions; FMAC for real-time FIR/IIR filtering |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with 64 pins; RoHS-compliant, industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | 1.71–3.6 V operation; separate analog domain enables precision ADC/DAC performance |
| VSS, VSSA | Digital & analog ground | Independent grounding reduces noise coupling between digital switching and analog signal paths |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 107 fast I/Os; most support 5 V tolerance and remappable interrupt vectors |
| NRST | Reset input | Active-low reset with internal pull-up; supports external reset sources and debugger-initiated reset |
| BOOT0 | Boot mode select | Configures boot source (system memory, Flash, or SRAM) at power-on reset |
| OSC_IN/OSC_OUT | External crystal oscillator | Supports 4–48 MHz crystals for precise clocking; optional HSE bypass mode |
| VBAT | Backup power supply | Supplies RTC and backup registers during main power loss; enables calendar functionality in standby |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware computation of sine/cosine/tangent/log/exp without CPU load - critical for real-time motor vector control |
| FMAC filter engine | Dedicated 32-bit MAC unit supporting 128-tap FIR filters at full CPU speed - eliminates software overhead in digital power loop compensation |
| Dual-bank Flash with PCROP | Enables secure firmware updates via bank swapping while maintaining system operation; PCROP protects bootloader or IP-critical code sections |
| UCPD interface | Integrated USB Type-C™ Power Delivery controller with CC line monitoring and PD message handling - removes need for external PD IC in compact chargers |
| Advanced timer dead-time control | Hardware-generated complementary PWM with programmable dead time (1–1023 ns resolution) and emergency shutdown - ensures safe gate driving in 3-phase inverters |
Applications
| Industrial Motor Drive | Digital Power Supply |
|---|---|
Use Scenario: Field-oriented control (FOC) of BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating 6-channel complementary PWM with synchronized ADC sampling and hardware dead-time insertion. Use Value: CORDIC and FMAC offload >90% of trigonometric and filter computations; 170 MHz core sustains 20 kHz PWM carrier with <1 µs interrupt latency. | Use Scenario: Isolated AC/DC and DC/DC converters with active bridge, LLC, or PFC topologies. IC Role / Device Role / Timing Role: Digital signal controller managing voltage/current regulation loops, soft-start sequencing, fault protection, and communication via PMBus/I²C. Use Value: Dual ADCs sample primary and secondary side simultaneously; 7 DACs generate precise reference voltages and bias points for analog comparators and op-amp feedback networks. |
| USB-C Power Delivery Hub | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Multi-port USB-C docking station negotiating power contracts up to 100 W per port with dynamic role swapping. IC Role / Device Role / Timing Role: UCPD controller managing CC line signaling, PD messaging, VCONN switching, and policy engine execution. Use Value: Integrated UCPD eliminates external PD transceiver; 512 KB Flash stores multiple PD profiles and firmware update images. | Use Scenario: DIN-rail mounted I/O expansion module with analog input (4–20 mA), digital input/output, and fieldbus connectivity. IC Role / Device Role / Timing Role: Central processing unit acquiring sensor data, executing ladder logic, and communicating over RS-485 (via USART) or CAN (via FDCAN). Use Value: Six op-amps condition analog inputs; FDCAN supports ISO 11898-1 compliant industrial networks; 128 KB SRAM buffers cyclic process data for deterministic scan times. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET3 | Includes AES-256 cryptographic accelerator and RNG with NIST SP800-90B compliance; identical peripheral set otherwise | Required for secure boot, firmware signing, or TLS stack acceleration in connected devices | Select when hardware crypto acceleration and certified RNG are mandatory for security certification |
| STM32G483RET3 | Same core/peripherals but adds USB Type-C™ Power Delivery PHY (UCPD PHY layer); no change to UCPD controller logic | Needed for direct CC line physical layer interfacing without external transceiver | Choose when board layout must eliminate discrete UCPD transceiver to reduce BOM cost and PCB area |
Compared with STM32G474RET3, the STM32G473RET3 lacks hardware crypto engines but offers identical analog/motor control capability at lower unit cost; versus STM32G483RET3, it requires external UCPD transceiver but provides greater flexibility in PHY selection and ESD robustness tuning.
Availability
STM32G473RET3 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, USB-C PD hubs, and PLC I/O modules requiring stable component supply across multi-year production cycles.
Supply support for STM32G473RET3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32G4 series targets high-performance digital power conversion and real-time motor control applications, integrating math accelerators, rich analog front-ends, and FDCAN/UCPD interfaces to replace discrete DSP + analog + interface IC combinations.
FAQ
What is the maximum operating frequency and associated performance metric of the STM32G473RET3?
The STM32G473RET3 operates at up to 170 MHz with an Arm Cortex-M4 core featuring FPU and ART Accelerator. Its performance is rated at 213 DMIPS (Dhrystone MIPS), measured under conditions of zero-wait-state Flash execution with cache enabled. This frequency is sustained across the full industrial temperature range (–40°C to +85°C) with proper decoupling and supply regulation.
Does the STM32G473RET3 support hardware-based cryptographic operations?
No, the STM32G473RET3 does not include dedicated cryptographic accelerators such as AES, DES, or SHA engines. It features a true random number generator (RNG) and CRC calculation unit, but encryption/decryption tasks must be implemented in software or offloaded to external security ICs. For hardware crypto, consider the pin-compatible STM32G474RET3 variant.
How many analog-to-digital converter (ADC) instances does the STM32G473RET3 integrate, and what are their key timing specifications?
The STM32G473RET3 integrates five independent 12-bit ADCs with up to 42 total channels. Each ADC achieves 0.25 µs conversion time (4 MSPS sampling rate) with hardware oversampling supporting resolutions up to 16 bits. They share a common clock derived from APB2, and support simultaneous sampling across multiple ADCs using trigger synchronization - essential for three-phase motor current reconstruction.
What packaging options are available for the STM32G473RET3, and which one corresponds to the 'RET3' suffix?
The 'RET3' suffix denotes the LQFP64 package: 64-pin Low-Profile Quad Flat Package measuring 10 mm × 10 mm with 0.5 mm lead pitch. Other package variants in the G473 family include UFQFPN48, LQFP48, LQFP80, TFBGA100, and UFBGA121 - but only RET3 specifies the LQFP64 option. This package supports reflow soldering and is qualified for industrial temperature operation.
STM32G473RET3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32G4
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, TRNG, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 26x12b SAR; D/A 7x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G473RET3 FAQ
1.How can I place an order for STM32G473RET3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G473RET3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G473RET3 reliable?
The price and inventory of STM32G473RET3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G473RET3 is usually 5 days.
3.What payment methods are accepted for STM32G473RET3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G473RET3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G473RET3?
STM32G473RET3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G473RET3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G473RET3?
For technical support, including STM32G473RET3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G473RET3 requirements.
6.How does Aetrix verify that STM32G473RET3 is sourced from the original manufacturer or authorized distributors?
All STM32G473RET3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G473RET3 meets industry standards.
7.What is the process for return or replacement of STM32G473RET3?
All STM32G473RET3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G473RET3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G473RET3 part is unused and in its original packaging.
Return procedure for STM32G473RET3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G473RET3 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
