My Inquiry
My Account
STMicroelectronics STM32G473VCT3
- Part No.:
- STM32G473VCT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32G473VCT3.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:424
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G473VCT3 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating at up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 128 KB SRAM (96 KB + 32 KB CCM), and integrated analog peripherals including 5×12-bit ADCs (0.25 µs), 7×DAC channels, 6×rail-to-rail op-amps, and CORDIC/FMAC math accelerators - deployed in motor control, digital power conversion, and industrial sensing systems.
For engineers reviewing the STM32G473VCT3 datasheet, STM32G473VCT3 pinout, STM32G473VCT3 application, or STM32G473VCT3 equivalent, key selection criteria include its dual-bank Flash with read-while-write capability, 3×FDCAN interfaces for flexible data-rate automotive/industrial networking, UCPD support for USB Type-C™ power delivery, and hardware-accelerated trigonometric and filtering operations critical for real-time control loops.
Technical Context
The STM32G473VCT3 implements an Arm Cortex-M4 core with FPU and Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash at 170 MHz. Its memory subsystem includes two independent Flash banks supporting concurrent read/write and secure PCROP protection, plus 96 KB SRAM with parity and 32 KB CCM-SRAM for time-critical code/data.
Analog integration centers on seven 12-bit DACs (3 buffered external @ 1 MSPS, 4 unbuffered internal @ 15 MSPS), five 12-bit ADCs with hardware oversampling up to 16-bit resolution, six operational amplifiers configurable as programmable-gain amplifiers (PGA), and dedicated CORDIC/FMAC units for deterministic acceleration of motor control and signal processing algorithms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables floating-point-intensive control algorithms without software emulation overhead. |
| Max Clock / Performance | 170 MHz / 213 DMIPS; supports real-time execution of complex control loops and communication stacks with low jitter. |
| Flash Memory | 512 KB with ECC, dual-bank architecture; allows safe firmware updates via read-while-write and secure code isolation using PCROP. |
| SRAM | 128 KB total: 96 KB general-purpose (first 32 KB with parity), 32 KB CCM-SRAM on instruction/data bus; ensures deterministic latency for critical ISR and control variables. |
| Analog Peripherals | 5×12-bit ADCs (42-channel, 0.25 µs), 7×12-bit DACs, 6×op-amps (PGA-capable), 7×comparators, VREFBUF (2.048/2.5/2.9 V); enables full analog front-end integration for sensor conditioning and actuator drive. |
| Math Accelerators | CORDIC (trigonometric/hyperbolic functions) and FMAC (filtering operations); offloads CPU for >5× faster execution of motor control Clarke/Park transforms and FIR/IIR filters. |
| Communication Interfaces | 3×FDCAN (flexible data-rate), 5×USART/UART, 4×I²C (Fast-mode Plus), 4×SPI, USB FS with LPM/BCD, UCPD; supports mixed-signal industrial gateways and USB-C PD applications. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 80 I/Os - all mappable to external interrupt vectors, up to 52 pins 5 V tolerant. Includes dedicated VDDA/VSSA, VREF+/VREF–, VBAT, and multiple VDD/VSS pairs for noise isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | Dual 1.71–3.6 V domain; separate VDDA/VSSA required for analog accuracy; decoupling mandatory per datasheet layout guidelines. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 80 fast GPIOs; most support 5 V tolerance, EXTI, and multiple alternate functions (e.g., TIMx_CHy, USARTx_TX/RX, SPIx_SCK/MISO/MOSI). |
| VREF+, VREF– | Analog reference inputs | Enable precise ADC/DAC operation; VREF+ accepts external reference or internal VREFBUF output; VREF– tied to VSSA. |
| VDDA, VSSA | Analog power supply / ground | Must be filtered separately from digital supply; required for ADC, DAC, op-amps, comparators to achieve specified linearity and SNR. |
| VBAT | Backup power input | Supplies RTC and backup registers during main power loss; supports coin-cell battery connection for calendar timekeeping. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive Real-Time Accelerator (ART) | Enables 0-wait-state execution from Flash at 170 MHz, eliminating cache-related timing jitter in deterministic control tasks. |
| Dual-Bank Flash with PCROP | Allows secure firmware field updates while maintaining active bank integrity; PCROP protects bootloader or IP-critical sections from readout. |
| CORDIC + FMAC Hardware Units | Accelerates trigonometric (sin/cos/tan), vector magnitude, and digital filter computations in <100 ns - essential for PMSM/BLDC motor FOC. |
| 6 Programmable-Gain Amplifiers (PGA) | All op-amp terminals accessible externally; configurable gain (1–40×) without external components - reduces BOM and PCB area in sensor signal chains. |
| 3 FDCAN Controllers (ISO 11898-1:2015) | Supports CAN FD up to 5 Mbit/s data phase; enables high-bandwidth diagnostics, firmware updates, and multi-node coordination in industrial automation. |
| USB Type-C™ Power Delivery Controller (UCPD) | Integrates PHY, protocol engine, and BMC transceiver; manages power role negotiation, voltage/current configuration, and safety monitoring per USB PD 3.0. |
Applications
| Industrial Motor Control | Digital Power Supply |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/BLDC motors in HVAC compressors and servo drives. IC Role / Device Role / Timing Role: Primary controller executing real-time PWM generation (TIM1/TIM8 advanced timers), ADC sampling synchronization, and CORDIC-based Park/Clarke transforms. Use Value: Integrated op-amps condition current-sense signals; FMAC accelerates PI loop filtering; 5 V-tolerant GPIOs interface directly with gate drivers. |
Use Scenario: Isolated AC/DC and DC/DC converters with adaptive voltage regulation and digital communication (PMBus). IC Role / Device Role / Timing Role: Digital power controller managing synchronous rectification, voltage/current loop compensation, and fault protection sequencing. Use Value: Dual-bank Flash enables seamless firmware upgrades; 5×ADCs monitor input/output rails and temperatures; I²C Fast-mode Plus supports PMBus v1.2 at 1 Mbit/s. |
| USB-C Power Delivery Hub | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Multi-port USB-C docking station negotiating power contracts up to 100 W and routing DisplayPort/USB data. IC Role / Device Role / Timing Role: UCPD controller handling BMC physical layer, PD protocol stack, and VBUS fault management; co-processor for system MCU. Use Value: On-chip UCPD eliminates external transceiver; 32 KB CCM-SRAM hosts time-critical PD state machine; 3×FDCAN links to host controller. |
Use Scenario: Modular PLC base unit acquiring analog sensor inputs (4–20 mA, thermocouple) and driving digital outputs with galvanic isolation. IC Role / Device Role / Timing Role: Central acquisition and processing unit performing sensor linearization, scaling, and Modbus RTU/ASCII communication over UART. Use Value: Internal VREFBUF provides stable 2.5 V reference for precision ADC measurements; 6 op-amps serve as programmable gain stages; 96 KB SRAM buffers cyclic I/O data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same core/peripherals but 512 KB Flash, 256 KB SRAM, no UCPD; includes AES-256 and PKA cryptographic accelerators. | Better suited for secure firmware updates and encrypted communication (e.g., IoT edge nodes), but lacks USB-C PD functionality. | Select when security features outweigh UCPD need; requires external PD controller if USB-C power negotiation is required. |
| STM32H743VIT6 | Higher performance (480 MHz Cortex-M7), 2 MB Flash, 1 MB RAM, dual-core option; no CORDIC/FMAC, larger package (LQFP100 vs LQFP100 same footprint but different pinout). | Targets complex HMI, AI inference at edge, or multi-protocol gateways where raw throughput > analog integration density. | Choose for applications needing >2× CPU performance and large memory; not drop-in compatible due to peripheral register map and pin assignment differences. |
Compared with STM32G473VCT3, the STM32G474RET6 trades UCPD for cryptographic acceleration - ideal for secure firmware distribution - while the STM32H743VIT6 delivers higher compute headroom at the cost of analog integration density and USB-C native support, requiring board-level redesign.
Availability
STM32G473VCT3 is available at Aetrix Electronics and suitable for industrial motor control, digital power conversion, and USB-C power delivery applications requiring stable component supply across extended production lifecycles.
Supply support for STM32G473VCT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32G4 series targets high-efficiency digital power, motor control, and USB-C applications - combining rich analog integration, math acceleration, and real-time determinism in a single chip to replace discrete analog + digital solutions.
FAQ
What is the maximum operating frequency and associated performance metric of the STM32G473VCT3?
The STM32G473VCT3 operates at up to 170 MHz with 213 DMIPS (Dhrystone MIPS) performance, achieved via the Arm Cortex-M4 core with FPU and ART Accelerator enabling zero-wait-state Flash execution. This frequency is validated across the industrial temperature range (–40°C to +85°C) under 1.71–3.6 V supply conditions.
Does the STM32G473VCT3 support USB Type-C™ Power Delivery natively?
Yes - it integrates a full USB Type-C™ and Power Delivery (UCPD) controller compliant with USB PD 3.0, including BMC physical layer, protocol engine, and VBUS fault monitoring. No external transceiver is needed; only discrete VBUS discharge and protection components are required per USB-IF compliance guidelines.
How many analog-to-digital converters does the STM32G473VCT3 include, and what are their key specifications?
The device includes five independent 12-bit ADCs with up to 42 input channels, 0.25 µs conversion time, and hardware oversampling supporting up to 16-bit effective resolution. Each ADC supports injected/conversion sequences, analog watchdogs, and calibration - all synchronized to advanced timers for precise motor current sampling.
What packaging and pin count does the STM32G473VCT3 use, and how many I/Os are available?
The STM32G473VCT3 uses an LQFP100 package (14 × 14 mm, 0.5 mm pitch) with 80 general-purpose I/O pins. Of these, up to 52 are 5 V tolerant, all support external interrupt capability, and most offer multiple alternate functions including timer channels, communication interfaces, and analog inputs/outputs.
STM32G473VCT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32G4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 86
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 42x12b; D/A 7x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G473VCT3 FAQ
1.How can I place an order for STM32G473VCT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G473VCT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G473VCT3 reliable?
The price and inventory of STM32G473VCT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G473VCT3 is usually 5 days.
3.What payment methods are accepted for STM32G473VCT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G473VCT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G473VCT3?
STM32G473VCT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G473VCT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G473VCT3?
For technical support, including STM32G473VCT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G473VCT3 requirements.
6.How does Aetrix verify that STM32G473VCT3 is sourced from the original manufacturer or authorized distributors?
All STM32G473VCT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G473VCT3 meets industry standards.
7.What is the process for return or replacement of STM32G473VCT3?
All STM32G473VCT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G473VCT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G473VCT3 part is unused and in its original packaging.
Return procedure for STM32G473VCT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G473VCT3 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
