My Inquiry
My Account
STMicroelectronics STM32G474VBT3
- Part No.:
- STM32G474VBT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32G474VBT3.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,243
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G474VBT3 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating at up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 96 KB SRAM (including 32 KB CCM with parity), and integrated analog peripherals including 5×12-bit ADCs (0.25 µs conversion), 7×12-bit DACs, 6 operational amplifiers, and a 184-ps-resolution HRTIM for precision motor control in industrial inverters.
For engineers reviewing the STM32G474VBT3 datasheet, STM32G474VBT3 pinout, STM32G474VBT3 application, or STM32G474VBT3 equivalent, key selection criteria include its dual-bank read-while-write Flash, CORDIC/FMAC math accelerators, FDCAN FD support, UCPD interface for USB Type-C PD, and LQFP100 package with 80 fast I/Os (5 V tolerant on selected pins).
Technical Context
The STM32G474VBT3 implements an Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash memory, paired with a Memory Protection Unit (MPU) and dual-bank Flash architecture supporting seamless firmware updates. Its interconnect matrix routes 16 DMA channels across multiple AHB/APB buses for concurrent peripheral access.
It integrates three FDCAN controllers compliant with ISO 11898-1:2015 (CAN FD), a USB 2.0 full-speed interface with LPM/BCD, and a dedicated UCPD controller for USB Type-C power delivery negotiation - all synchronized via a flexible clock tree with four oscillators (4–48 MHz HSE, 32 kHz LSE, 16 MHz/32 kHz RC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 170 MHz max, 213 DMIPS - enables real-time DSP and control loop execution without external co-processors. |
| Memory | 512 KB Flash (ECC, dual-bank RWW), 96 KB SRAM (32 KB CCM + 64 KB general) - supports safe OTA updates and deterministic interrupt latency. |
| Analog Peripherals | 5×12-bit ADCs (42 ch, 0.25 µs), 7×12-bit DACs (3 buffered ext./4 unbuffered int.), 6 OPAMPs (PGA mode), 7 comparators - enables sensor fusion and closed-loop analog signal conditioning. |
| High-Resolution Timer | HRTIM: 6×16-bit counters, 184 ps resolution, 12 PWM outputs, dead-time insertion, emergency stop - meets <100 ns timing precision for SiC/GaN gate driving. |
| Communication | 3×FDCAN FD, 5×USART (LIN/IrDA), 4×I²C (1 Mbit/s), 4×SPI, USB FS + UCPD - provides automotive-grade connectivity and USB-C PD host capability. |
| Supply & Power | VDD/VDDA: 1.71–3.6 V; low-power modes (stop/standby/shutdown); PVD and VREFBUF (2.048/2.5/2.9 V) - ensures robust operation across battery and industrial rail voltages. |
| Package | LQFP100 (14 × 14 mm, 0.5 mm pitch) - delivers 80 GPIOs (5 V tolerant on 42 pins), thermal performance suitable for sustained 170 MHz operation. |
Pinout & Package
LQFP100 package with 100 leads, 0.5 mm pitch, exposed thermal pad, JEDEC standard footprint (14 × 14 mm body). Designed for reflow soldering and industrial PCB assembly with verified thermal dissipation up to 100°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | Separate 1.71–3.6 V inputs decoupled per datasheet layout rules; VDDA powers ADC/DAC/OPAMP for noise isolation. |
| VSS, VSSA | Digital & analog ground | Dedicated analog ground plane required; star grounding recommended to minimize ADC/DAC quantization error. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 80 total GPIOs; 42 pins 5 V tolerant - simplifies level-shifting in mixed-voltage systems (e.g., interfacing with 5 V sensors or logic). |
| NRST | Active-low reset input | Externally driven reset with internal pull-up; supports programmable reset threshold via PVD for brown-out detection. |
| BOOT0 | Boot mode select | High at power-on selects system memory bootloader; used for field firmware recovery without debugger. |
| OSC_IN / OSC_OUT | External crystal oscillator | Supports 4–48 MHz crystals; critical for FDCAN FD bit timing accuracy and USB SOF synchronization. |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware trigonometric computation (sin/cos/atan) in ≤10 cycles - eliminates floating-point library overhead in motor FOC or sensor angle calculation. |
| FMAC unit | Dedicated filter math engine supporting biquad IIR and FIR convolution - offloads 90% of digital filter processing from CPU in audio or power quality monitoring. |
| HRTIM + dead-time control | 184 ps resolution + programmable dead time (125 ps steps) - prevents shoot-through in 3-phase inverter bridges using SiC MOSFETs. |
| UCPD controller | Integrated USB Type-C port controller with PD 3.0 message handling - enables single-cable power + data + display without external PD PHY or policy engine. |
| VREFBUF output options | Three factory-trimmed reference voltages (2.048 V, 2.5 V, 2.9 V) - allows direct ADC/DAC reference matching to sensor output ranges or precision DAC voltage setting. |
Applications
| Industrial Motor Drive | USB-C Power Delivery Hub |
|---|---|
Use Scenario: 3-phase BLDC/PMSM drive in HVAC compressors or servo actuators requiring precise torque ripple suppression and fast current loop response. IC Role / Device Role / Timing Role: Main control MCU executing FOC algorithm, sampling phase currents via dual ADCs, generating 6-channel PWM with HRTIM, and managing CAN FD diagnostics. Use Value: 184 ps HRTIM resolution enables <5 ns dead-time control accuracy, reducing switching losses by up to 12% vs. standard timers in 100 kHz SiC inverter designs. |
Use Scenario: Multi-port USB-C docking station negotiating up to 100 W power delivery while routing DisplayPort Alt Mode and USB 3.2 Gen 1 data. IC Role / Device Role / Timing Role: USB-C port controller managing PD contract negotiation, VCONN switching, CC line monitoring, and simultaneous USB FS device enumeration. Use Value: Integrated UCPD eliminates need for external PD controller IC, reducing BOM count by 1 and PCB area by 25 mm² versus discrete solution. |
| Programmable Logic Controller (PLC) | Medical Infusion Pump |
Use Scenario: Compact DIN-rail PLC with analog I/O expansion, real-time EtherCAT slave stack, and safety monitoring via dual-core lockstep not required. IC Role / Device Role / Timing Role: Central processor running IEC 61131-3 runtime, sampling 16-channel 12-bit ADCs for sensor inputs, and driving isolated digital outputs via SPI GPIO expanders. Use Value: Dual-bank Flash enables certified firmware rollback during field updates; CCM SRAM guarantees <100 ns ISR latency for hard real-time I/O scanning. |
Use Scenario: Battery-powered infusion pump requiring ultra-low-power sleep mode, precision flow rate control via stepper motor, and tamper-evident logging. IC Role / Device Role / Timing Role: Safety-critical controller managing motor sequencing, pressure sensing (via OPAMP+ADC), battery voltage monitoring (VBAT), and RTC-based audit trail. Use Value: Hardware parity on 32 KB CCM SRAM detects memory corruption; independent watchdog + window watchdog provide redundant fault coverage per IEC 62304 Class B. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance mixed-signal MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G473VBT3 | Same package and core, but 384 KB Flash, no FDCAN FD, no UCPD, no CORDIC/FMAC accelerators | Suitable for cost-sensitive motor control without USB-C PD or advanced math workloads | Select when FDCAN FD, UCPD, or hardware math acceleration are not required - reduces cost by ~18%. |
| STM32H743VIT6 | Higher-tier Cortex-M7 (480 MHz), 2 MB Flash, dual-core option, no HRTIM, no UCPD, larger LQFP100 pinout variant | Better for AI inference or complex GUIs; lacks sub-ns PWM timing and USB-C PD integration | Choose only if >200 MHz CPU throughput or large external SDRAM interface is mandatory - adds complexity and power draw. |
Compared with STM32G474VBT3, the G473VBT3 sacrifices advanced peripherals for lower cost and simpler certification, while the H743VIT6 trades deterministic analog timing and USB-C integration for raw compute - making the G474VBT3 optimal for USB-C-powered industrial edge nodes demanding both precision control and secure power negotiation.
Availability
STM32G474VBT3 is available at Aetrix Electronics and suitable for industrial motor drives, USB-C power delivery hubs, programmable logic controllers, and medical infusion pumps requiring stable component supply across extended product lifecycles.
Supply support for STM32G474VBT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32G4 series targets high-efficiency digital power conversion and precision analog control, combining Cortex-M4 performance with hardware math accelerators and rich analog front-ends - specifically engineered for next-generation USB-C PD adapters, motor drives, and smart grid edge nodes.
FAQ
What is the maximum operating frequency and associated performance metric for the STM32G474VBT3?
The STM32G474VBT3 operates at up to 170 MHz with 213 DMIPS performance, validated under conditions of zero-wait-state execution enabled by the ART Accelerator. This frequency is achievable across the full industrial temperature range (–40°C to +85°C) with VDD ≥ 2.7 V, and supports sustained operation in LQFP100 package with proper thermal layout.
Does the STM32G474VBT3 support USB Type-C Power Delivery negotiation natively?
Yes - it integrates a dedicated USB Type-C™ / USB Power Delivery (UCPD) controller compliant with USB PD 3.0 specification. The UCPD block handles BMC physical layer signaling, PD message parsing, VCONN switching, and CC line monitoring without external transceivers or policy engines, reducing system-level BOM and firmware complexity.
How many analog-to-digital converter channels does the STM32G474VBT3 support, and what is their effective resolution?
The device integrates five independent 12-bit ADCs with up to 42 total input channels. With hardware oversampling, effective resolution reaches 16 bits at reduced sampling rates (e.g., 12-bit @ 2.4 MSPS or 16-bit @ 125 kSPS), and features 0.25 µs conversion time per sample with built-in offset/gain calibration registers.
What packaging and thermal specifications apply to the STM32G474VBT3?
The STM32G474VBT3 uses LQFP100 package (14 × 14 mm, 0.5 mm pitch) with exposed thermal pad. Its thermal resistance θJA is 34°C/W (JEDEC standard board), and maximum junction temperature is 125°C. Recommended PCB layout includes ≥4 thermal vias under the pad connected to internal ground plane for reliable 170 MHz operation at 85°C ambient.
STM32G474VBT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32G4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 86
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 42x12b; D/A 7x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G474VBT3 FAQ
1.How can I place an order for STM32G474VBT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G474VBT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G474VBT3 reliable?
The price and inventory of STM32G474VBT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G474VBT3 is usually 5 days.
3.What payment methods are accepted for STM32G474VBT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G474VBT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G474VBT3?
STM32G474VBT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G474VBT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G474VBT3?
For technical support, including STM32G474VBT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G474VBT3 requirements.
6.How does Aetrix verify that STM32G474VBT3 is sourced from the original manufacturer or authorized distributors?
All STM32G474VBT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G474VBT3 meets industry standards.
7.What is the process for return or replacement of STM32G474VBT3?
All STM32G474VBT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G474VBT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G474VBT3 part is unused and in its original packaging.
Return procedure for STM32G474VBT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G474VBT3 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
