STMicroelectronics STM32G491CCT3TR
- Part No.:
- STM32G491CCT3TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32G491CCT3TR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,547
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G491CCT3TR from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, operating up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 112 KB SRAM (96 KB + 16 KB CCM), and integrated analog peripherals including three 16-bit ADCs, four 12-bit DACs, four rail-to-rail comparators, and four operational amplifiers. It targets motor control, digital power conversion, and industrial sensing systems requiring high-precision analog signal processing and real-time computation.
For engineers reviewing the STM32G491CCT3TR datasheet, STM32G491CCT3TR pinout, STM32G491CCT3TR application, or STM32G491CCT3TR equivalent, key selection criteria include its CORDIC/FMAC hardware accelerators for trigonometric and filter math, dual FDCAN 2.0B interfaces with flexible data-rate support, UCPD controller for USB Type-C™ power delivery, and 5 V-tolerant GPIOs enabling direct interface with legacy logic levels.
Technical Context
The device implements an Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash at 170 MHz, paired with a Memory Protection Unit (MPU) and securable memory areas including PCROP and 1 KB OTP. Its analog subsystem integrates independent voltage reference buffer (VREFBUF) with selectable 2.048 V/2.5 V/2.9 V outputs and internal OPAMP terminals accessible in PGA mode.
Clock architecture supports multiple sources: 4–48 MHz external crystal, 32 kHz calibrated RTC oscillator, 16 MHz ±1% internal RC with PLL, and 32 kHz ±5% internal RC. Power management includes POR/PDR/BOR, programmable voltage detector (PVD), and four low-power modes (sleep, stop, standby, shutdown) with VBAT backup for RTC and registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 170 MHz max frequency → enables real-time DSP and control loops without external co-processor |
| Memory | 512 KB Flash with ECC + 112 KB SRAM (96 KB + 16 KB CCM) → supports robust firmware storage and dual-bank execution with parity-checked critical buffers |
| Analog Peripherals | 3 × ADCs (0.25 µs, 16-bit w/ oversampling), 4 × DACs (2 buffered @ 1 MSPS, 2 unbuffered @ 15 MSPS) → enables simultaneous high-speed current/voltage feedback and waveform generation |
| Hardware Accelerators | CORDIC + FMAC → offloads trigonometric and FIR/IIR filtering computations from CPU, reducing latency in motor control and sensor fusion |
| Communication | 2 × FDCAN FD, 5 × USART/UART, 3 × I²C, 3 × SPI, USB FS, UCPD → supports multi-protocol industrial connectivity including CAN FD for high-bandwidth actuator networks |
| Power & Packaging | VDD/VDDA: 1.71–3.6 V; LQFP48 (7 × 7 mm) → compatible with standard PCB assembly and suitable for space-constrained industrial modules |
Pinout & Package
LQFP48 package (7 × 7 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2 certified. Pinout validated per STMicroelectronics DS13122 Rev 4, Section 4.3 (LQFP48 pinout description).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | Separate 1.71–3.6 V domains enable noise isolation between digital logic and precision analog circuits |
| VSS, VSSA | Digital & analog ground | Dedicated analog ground plane minimizes coupling into ADC/DAC reference paths |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PF0–PF1 | General-purpose I/O | Up to 86 fast I/Os; multiple pins support 5 V tolerance → simplifies level-shifting in mixed-voltage systems |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7, PB0, PB1, PB12–PB15, PC0–PC5, PC6–PC7, PC10–PC15, PD2, PF0–PF1 | ADC input channels | 36-channel ADC mapping across ports → supports multi-sensor acquisition without external mux |
| PA4, PA5, PA6, PA7, PB0, PB1, PB12–PB15, PC0–PC5, PC6–PC7, PC10–PC15, PD2 | DAC output / OPAMP input/output | Direct routing of DAC outputs to OPAMP inputs enables closed-loop analog signal conditioning on-chip |
| PA11, PA12, PB8, PB9, PB12–PB13 | FDCAN, USB, I²C, SPI alternate functions | Shared pin resources allow flexible peripheral assignment while maintaining signal integrity via dedicated routing |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware trigonometric computation (sin/cos/tan/atan) in ≤10 cycles → eliminates software library overhead in field-oriented motor control |
| FMAC unit | Configurable 32-bit filter engine supporting FIR/IIR with 32-tap capability → enables real-time digital filtering of ADC streams without CPU load |
| VREFBUF | Programmable 2.048 V / 2.5 V / 2.9 V reference output with ±0.5% accuracy → provides stable ADC/DAC reference independent of VDD variation |
| UCPD controller | Integrated USB Type-C™ power delivery negotiation engine → enables embedded host-side PD policy engine without external IC |
| Advanced timers | 3 × 16-bit advanced motor control timers with dead-time insertion, emergency stop, and quadrature encoder input → supports 3-phase BLDC/PMSM drive with hardware safety features |
Applications
| Industrial Motor Control | Digital Power Supply |
|---|---|
Use Scenario: Closed-loop control of 3-phase PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, managing gate drivers via PWM, and monitoring phase currents via synchronized ADC sampling. Use Value: CORDIC+FMA acceleration reduces CPU load by >40% versus software-only math, enabling 20 kHz PWM switching with margin for communication tasks. | Use Scenario: Digital AC-DC and DC-DC converters with adaptive voltage regulation and fault protection. IC Role / Device Role / Timing Role: Primary digital controller performing PID loop calculation, voltage/current sensing, and isolated gate driver interface via PWM with dead-time control. Use Value: Dual FDCAN FD interfaces allow real-time telemetry to supervisory PLCs while maintaining deterministic response to overcurrent events within <1 µs. |
| Smart Sensor Hub | USB-C Enabled Industrial Gateway |
Use Scenario: Multi-sensor node aggregating temperature, pressure, and vibration data for predictive maintenance. IC Role / Device Role / Timing Role: Sensor fusion hub with simultaneous 16-bit ADC sampling across 12 channels, internal OPAMP gain staging, and timestamped data buffering. Use Value: Hardware oversampling (up to 128×) achieves effective 18-bit resolution at 10 kSPS, eliminating need for external sigma-delta ADCs. | Use Scenario: Field-deployable gateway connecting legacy RS-485 devices to cloud via USB-C wired uplink. IC Role / Device Role / Timing Role: USB-C port controller and protocol bridge, handling PD negotiation, VBUS monitoring, and UART-to-USB conversion. Use Value: Integrated UCPD eliminates external PD controller IC, reducing BOM count and enabling compact 24 mm × 24 mm gateway PCB footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same core, 512 KB Flash, but only 128 KB SRAM (no CCM SRAM); lacks UCPD and second FDCAN | Suitable for cost-sensitive motor control without USB-C PD requirements | Select when UCPD and dual FDCAN are not required and CCM SRAM is unnecessary |
| STM32H743VIT6 | Higher-performance Cortex-M7 (480 MHz), 2 MB Flash, 1 MB RAM, but larger LQFP100 package and higher power consumption | Targeted at complex HMI+control integration where STM32G491CCT3TR lacks processing headroom | Choose only if application demands >213 DMIPS or requires dual-core operation and external SDRAM interface |
Compared with STM32G474RET6, the STM32G491CCT3TR adds UCPD and dual FDCAN FD at identical Flash size-critical for next-gen USB-C industrial chargers. Versus STM32H743VIT6, it delivers 85% of the DMIPS in half the package area and 60% lower active power, making it optimal for space- and thermal-constrained edge nodes.
Availability
STM32G491CCT3TR is available at Aetrix Electronics and suitable for industrial motor control, digital power conversion, and smart sensor hub designs requiring stable component supply, long-term lifecycle assurance, and ECOPACK2 compliance.
Supply support for STM32G491CCT3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, analog, and MEMS technologies for industrial, automotive, and consumer markets.
The STM32G4 series is designed for real-time industrial control applications demanding high analog integration, mathematical acceleration, and functional safety readiness-targeting digital power, motor drives, and programmable logic controllers.
FAQ
What is the maximum operating frequency and associated performance metric for STM32G491CCT3TR?
The STM32G491CCT3TR operates at up to 170 MHz with 213 DMIPS performance, achieved using the ART Accelerator for zero-wait-state Flash execution and the Cortex-M4 core with FPU. This frequency is validated across the full industrial temperature range (–40°C to +85°C) and supported by the 1.71–3.6 V supply range, ensuring deterministic timing for hard real-time control loops.
Does STM32G491CCT3TR support hardware-based cryptographic operations?
No, the STM32G491CCT3TR does not integrate dedicated cryptographic accelerators (e.g., AES, SHA, PKA). It relies on software libraries for encryption, though its TRNG and 96-bit unique ID support key generation and device authentication workflows. For hardware crypto, ST's STM32L5 or STM32U5 series are recommended alternatives.
How many ADC channels are physically available on the LQFP48 package of STM32G491CCT3TR?
The LQFP48 package provides access to 36 ADC input channels, mapped across GPIO ports PA0–PA7, PB0–PB1, PC0–PC5, PC6–PC7, PC10–PC15, PD2, and PF0–PF1. All channels support hardware oversampling up to 128×, achieving effective 18-bit resolution at reduced sampling rates, as confirmed in DS13122 Rev 4 Table 12 and Section 3.18.
Is the UCPD peripheral on STM32G491CCT3TR capable of full USB Power Delivery 3.0 policy engine implementation?
Yes-the integrated UCPD controller supports USB PD 3.0 specification compliance, including BMC physical layer, PD message parsing, VCONN switching, and policy engine state machine execution. It handles all PD negotiation layers (PHY, protocol, policy) without external ICs, as documented in DS13122 Rev 4 Sections 3.35 and 5.3.28, enabling fully self-contained USB-C sink/source designs.
STM32G491CCT3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32G4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 112K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12b SAR; D/A 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G491CCT3TR FAQ
1.How can I place an order for STM32G491CCT3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G491CCT3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G491CCT3TR reliable?
The price and inventory of STM32G491CCT3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G491CCT3TR is usually 5 days.
3.What payment methods are accepted for STM32G491CCT3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G491CCT3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G491CCT3TR?
STM32G491CCT3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G491CCT3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G491CCT3TR?
For technical support, including STM32G491CCT3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G491CCT3TR requirements.
6.How does Aetrix verify that STM32G491CCT3TR is sourced from the original manufacturer or authorized distributors?
All STM32G491CCT3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G491CCT3TR meets industry standards.
7.What is the process for return or replacement of STM32G491CCT3TR?
All STM32G491CCT3TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G491CCT3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G491CCT3TR part is unused and in its original packaging.
Return procedure for STM32G491CCT3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G491CCT3TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

