STMicroelectronics STM32G491CCU3
- Part No.:
- STM32G491CCU3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32G491CCU3.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G491CCU3 from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, operating up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 112 KB SRAM (96 KB + 16 KB CCM), and integrated analog peripherals including three 16-bit ADCs, four 12-bit DACs, four rail-to-rail comparators, and four operational amplifiers. It targets motor control, digital power conversion, and industrial sensing systems requiring high-precision analog signal processing and real-time computation.
For engineers reviewing the STM32G491CCU3 datasheet, STM32G491CCU3 pinout, STM32G491CCU3 application, or STM32G491CCU3 equivalent, key selection criteria include its CORDIC/FMAC math accelerators, dual FDCAN 2.0B/FD interfaces, UCPD controller for USB Type-C™ PD, 5 V-tolerant GPIOs, and support for multiple low-power modes (Stop 0/1, Standby, Shutdown) with RTC and VBAT backup.
Technical Context
The STM32G491CCU3 implements a tightly coupled Arm Cortex-M4 core with FPU and MPU, augmented by the Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash at 170 MHz. Its interconnect matrix supports concurrent access to Flash, SRAM, and peripherals via multi-AHB buses.
Analog subsystem integration includes three independent 16-bit ADCs (0.25 µs conversion, hardware oversampling), four 12-bit DACs (2 buffered external @ 1 MSPS, 2 unbuffered internal @ 15 MSPS), four op-amps configurable in PGA mode with full terminal access, and a programmable voltage reference buffer (2.048 V / 2.5 V / 2.9 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and MPU, 170 MHz max frequency (213 DMIPS), ART Accelerator for 0-wait-state Flash execution |
| Memory | 512 KB Flash with ECC and PCROP; 96 KB SRAM + 16 KB CCM-SRAM (parity-checked); 1 KB OTP |
| Analog Peripherals | 3 × 16-bit ADCs (36-channel, 0.25 µs, 0–3.6 V range); 4 × 12-bit DACs; 4 × rail-to-rail comparators; 4 × op-amps (PGA-capable) |
| Math Accelerators | CORDIC for trigonometric/logarithmic functions; FMAC for FIR/IIR filter acceleration |
| Communication | 2 × FDCAN FD controllers; 5 × USART/UART (incl. LIN/IrDA); 3 × I²C (Fast Mode Plus); 3 × SPI; 1 × SAI; USB 2.0 FS + UCPD |
| Timers & Control | 15 timers including 3 × advanced motor-control timers (TIM1/TIM8/TIM20), 2 × watchdogs, LPTIM, SysTick, and calendar RTC with alarm |
| Supply & Power | 1.71–3.6 V operation; POR/PDR/BOR; PVD; 4 low-power modes (Sleep/Stop 0&1/Standby/Shutdown); VBAT for RTC/backup registers |
Pinout & Package
STM32G491CCU3 is housed in a 48-pin UFQFPN package (7 × 7 mm, 0.5 mm pitch), RoHS-compliant and ECOPACK2-certified. Pin layout supports full peripheral remapping via alternate function registers and includes 38 general-purpose I/Os - 26 of which are 5 V tolerant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | 1.71–3.6 V main power; separate analog domain for precision ADC/DAC operation |
| VSS, VSSA | Digital & analog ground | Independent grounding reduces noise coupling between digital switching and analog signal paths |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2 | General-purpose I/O | Up to 38 GPIOs; most support external interrupts, timer channels, and 5 V tolerance (except analog pins) |
| PA13/PA14/PA15 | SWD debug interface | Serial Wire Debug (SWD) port for programming and real-time debugging without JTAG overhead |
| PA9/PA10 | USART1 TX/RX | Default UART interface for bootloader, diagnostics, or host communication; supports LIN break detection |
| PA11/PA12 | USB DM/DP | Full-speed USB 2.0 physical layer with built-in transceivers; no external PHY required |
| PC13/PC14/PC15 | RTC oscillator inputs | Supports 32.768 kHz crystal for calendar RTC with alarm and periodic wakeup from Stop/Standby |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware engine delivering sin/cos/tan/atan/log/exp in <100 cycles - eliminates software library latency in motor FOC or sensor fusion |
| FMAC unit | Configurable 32-bit filter accelerator supporting up to 128-tap FIR or biquad IIR filters - enables real-time digital power control loop execution |
| UCPD controller | Integrated USB Type-C™ Power Delivery PHY and protocol engine - allows single-chip USB-C port negotiation without external MCU or PD controller |
| Op-amp PGA mode | All four op-amps support programmable gain (1–40×) with external feedback resistors accessible - simplifies analog front-end design for current/voltage sensing |
| VREFBUF output options | Three factory-trimmed reference voltages (2.048 V, 2.5 V, 2.9 V) - enables flexible ADC/DAC reference selection without external components |
Applications
| Industrial Motor Drives | Digital Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC blowers or industrial pumps. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, PWM generation, current sensing (via ADC+op-amps), and fault protection (via comparators). Use Value: CORDIC computes sine/cosine for Park/Clarke transforms in <1 µs; FMAC handles PI current loop filtering; 3x advanced timers deliver synchronized 6-channel PWM with dead-time insertion. | Use Scenario: Isolated AC/DC or DC/DC converters with adaptive voltage regulation and telemetry. IC Role / Device Role / Timing Role: Digital power controller managing feedback loops, communication (PMBus over I²C), and safety monitoring (VOUT/VIN/TEMP). Use Value: Dual 16-bit ADCs sample voltage/current simultaneously; 4x DACs generate precise reference/trim signals; UCPD manages USB-C PD negotiation for auxiliary power delivery. |
| Programmable Logic Controllers | Medical Sensor Hubs |
Use Scenario: Compact PLC modules performing analog I/O conditioning, discrete I/O scanning, and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Central processor handling deterministic scan cycles, analog signal acquisition (16-bit ADC), and serial protocol stacks. Use Value: 5 V-tolerant GPIOs interface directly with industrial 24 V logic; RTC maintains timestamped event logs; 15 timers enable precise pulse-width measurement and PWM outputs. | Use Scenario: Portable patient monitors aggregating ECG, SpO₂, and temperature data with local preprocessing. IC Role / Device Role / Timing Role: Signal acquisition hub digitizing analog biosignals, applying digital filtering (FMAC), and transmitting processed data via USB or BLE (via UART). Use Value: Low-noise op-amps condition weak biopotentials; 16-bit ADC resolution captures microvolt-level ECG details; ultra-low-power Stop modes extend battery life between measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same G4 series, but 512 KB Flash / 128 KB SRAM; lacks UCPD and one FDCAN; identical analog/peripheral set otherwise | Suitable for cost-sensitive motor control where USB-C PD is unnecessary | Select when UCPD and dual FDCAN are not required - lower BOM cost and same footprint compatibility in LQFP64 |
| STM32H743VIT6 | Cortex-M7 core @ 480 MHz; 2 MB Flash / 1 MB SRAM; no CORDIC/FMAC; higher power consumption and thermal envelope | Better for complex GUI or AI inference tasks; less optimal for analog-intensive, low-latency control | Choose only if >200 DMIPS and large memory are mandatory - trade-off includes higher voltage (1.62–3.6 V), no UCPD, and reduced analog integration density |
Compared with STM32G474RET6, the STM32G491CCU3 adds USB-C PD and second FDCAN at identical Flash/SRAM size, making it superior for next-gen power adapters and automotive body electronics. Versus STM32H743VIT6, it delivers better analog-per-mm² density and deterministic low-latency math acceleration - critical for closed-loop digital power and motor control.
Availability
STM32G491CCU3 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, programmable logic controllers, and medical sensor hubs requiring stable component supply, long-term manufacturability, and qualified automotive-grade alternatives.
Supply support for STM32G491CCU3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32G4 series targets high-efficiency digital power conversion and precision motor control, integrating math accelerators (CORDIC/FMAC), rich analog peripherals, and USB-C PD into a single Cortex-M4 platform optimized for real-time deterministic performance.
FAQ
What is the maximum operating frequency and associated performance metric of the STM32G491CCU3?
The STM32G491CCU3 operates at up to 170 MHz with an integer performance rating of 213 DMIPS (Dhrystone MIPS), achieved using the ART Accelerator for zero-wait-state Flash execution. Its FPU supports single-precision floating-point operations compliant with IEEE 754, and the MPU enforces memory protection for secure multitasking environments.
Does the STM32G491CCU3 support USB Type-C™ Power Delivery, and how is it implemented?
Yes - the STM32G491CCU3 integrates a dedicated USB Type-C™ and Power Delivery (UCPD) controller with physical layer (PHY), protocol engine, and VCONN switch control. It supports PD 3.0 negotiation, source/sink roles, and vendor-defined messages without requiring external PD controllers or level shifters.
How many analog-to-digital converters does the STM32G491CCU3 have, and what are their key resolution and speed specifications?
The device integrates three independent 16-bit ADCs, each capable of 0.25 µs conversion time (up to 4 MSPS), with hardware oversampling support up to 16× for enhanced effective resolution. All ADCs share a common 0–3.6 V input range and support up to 36 external channels via multiplexing across GPIOs.
What low-power modes are supported, and what is the typical current draw in Stop 0 mode?
The STM32G491CCU3 supports Sleep, Stop 0, Stop 1, Standby, and Shutdown modes. In Stop 0 mode (all clocks stopped except LSE/LSI, SRAM and registers retained), typical current consumption is 2.3 µA at 25 °C with RTC running - verified per DS13122 Rev 4 Table 29, enabling battery-backed operation for extended periods.
STM32G491CCU3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-UFQFN Exposed Pad
- Series:
- STM32G4
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 112K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 19x12b SAR; D/A 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G491CCU3 FAQ
1.How can I place an order for STM32G491CCU3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G491CCU3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G491CCU3 reliable?
The price and inventory of STM32G491CCU3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G491CCU3 is usually 5 days.
3.What payment methods are accepted for STM32G491CCU3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G491CCU3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G491CCU3?
STM32G491CCU3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G491CCU3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G491CCU3?
For technical support, including STM32G491CCU3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G491CCU3 requirements.
6.How does Aetrix verify that STM32G491CCU3 is sourced from the original manufacturer or authorized distributors?
All STM32G491CCU3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G491CCU3 meets industry standards.
7.What is the process for return or replacement of STM32G491CCU3?
All STM32G491CCU3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G491CCU3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G491CCU3 part is unused and in its original packaging.
Return procedure for STM32G491CCU3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G491CCU3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

