STMicroelectronics STM32G491MET3
- Part No.:
- STM32G491MET3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
STM32G491MET3.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G491MET3 from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, operating up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 112 KB SRAM (including 16 KB CCM-SRAM with parity), and integrated analog peripherals including three 16-bit ADCs, four 12-bit DACs, four rail-to-rail comparators, and four operational amplifiers. It targets motor control, digital power conversion, and industrial sensing systems requiring real-time math acceleration via CORDIC and FMAC units.
For engineers reviewing the STM32G491MET3 datasheet, STM32G491MET3 pinout, STM32G491MET3 application, or STM32G491MET3 equivalent, this page delivers verified technical context, package-specific pin mapping, functional alternatives, and supply-ready availability details for embedded design validation and BOM sourcing.
Technical Context
The STM32G491MET3 implements a dual-bank flash architecture with PCROP and securable memory zones, enabling secure firmware updates and code protection. Its ART Accelerator eliminates flash wait states at 170 MHz, while the CCM-SRAM provides deterministic low-latency access for critical ISR and control loop execution.
It integrates two FDCAN controllers supporting ISO 11898-1:2015 flexible data-rate (CAN FD), a USB 2.0 full-speed interface with LPM/BCD, and UCPD for USB Type-C™ power delivery negotiation - all synchronized via a multi-source clock system with 4–48 MHz crystal support and ±1% internal 16 MHz RC oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions, enabling single-cycle MAC and saturated arithmetic for motor control and signal processing. |
| Max Clock Frequency | 170 MHz with 213 DMIPS - sustains real-time control loops at ≤500 ns resolution using advanced timers with dead-time generation. |
| Flash Memory | 512 KB with ECC and PCROP; supports secure boot, firmware rollback, and field-upgradable encrypted code storage. |
| SRAM | 112 KB total: 96 KB general-purpose + 16 KB CCM-SRAM (parity-checked), optimized for time-critical code/data placement. |
| Analog Peripherals | 3 × 16-bit ADCs (0.25 µs conversion), 4 × 12-bit DACs (2 buffered external @ 1 MSPS), 4 op-amps (PGA mode), 4 comparators - enables closed-loop analog front-end integration. |
| Communication | 2× FDCAN, 5× USART, 3× I²C, 3× SPI, 1× SAI, 1× USB FS, 1× UCPD - supports multi-protocol industrial connectivity and USB-C PD negotiation. |
| Math Acceleration | CORDIC (trig/log/exp) and FMAC (filtering) hardware units offload CPU, reducing latency in motor FOC and digital power control algorithms. |
Pinout & Package
STM32G491MET3 is packaged in UFQFPN48 (7 × 7 mm, 0.5 mm pitch), a space-constrained, thermally efficient QFN variant suitable for high-density PCB layouts in motor drives and power supplies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog power supply | 1.71–3.6 V operation; separate analog domain ensures ADC/DAC reference stability and noise immunity. |
| VSS, VSSA | Digital & analog ground | Independent grounding paths minimize coupling between digital switching noise and precision analog circuits. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 86 fast I/Os; most support 5 V tolerance and remappable EXTI, enabling flexible peripheral routing and robust interfacing. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7, PB0, PB1, PB10, PB11, PC0–PC5, PC10–PC15, PD2, PE0–PE15 | ADC input channels | 36-channel multiplexed ADC support with hardware oversampling - enables high-resolution current/voltage sensing in motor phase legs. |
| PA4, PA5, PA6, PA7 | DAC outputs | Four 12-bit DACs: two buffered external (1 MSPS) for analog setpoints; two unbuffered internal (15 MSPS) for fast feedback injection. |
| PA0, PA1, PA2, PA3, PB0, PB1, PB10, PB11, PC0–PC5, PC10–PC15, PD2, PE0–PE15 | Timers/CCx pins | Advanced motor control timers (TIM1/TIM8/TIM20) drive 8 PWM channels with programmable dead time and emergency stop - essential for 3-phase inverter gate driving. |
| PD0, PD1 | FDCAN1 TX/RX | Differential CAN FD transceiver interface compliant with ISO 11898-1:2015 - supports >2 Mbps data rates in automotive and industrial networks. |
| PA11, PA12 | USB DP/DM | Full-speed USB 2.0 physical layer with LPM and battery charging detection - enables firmware updates and host communication without external PHY. |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware trigonometric/logarithmic computation reduces CPU load by ~70% in FOC motor control vs. software library implementation. |
| FMAC unit | Configurable 32-tap FIR filter engine executes in <1 µs - accelerates digital power supply compensator updates and sensor fusion filtering. |
| ART Accelerator | Zero-wait-state execution from Flash at 170 MHz eliminates instruction fetch stalls, ensuring deterministic timing for hard real-time tasks. |
| UCPD controller | Integrated USB Type-C™ Power Delivery negotiation engine handles VBUS voltage control, role swapping, and policy engine logic without external IC. |
| VBAT-powered RTC | Calendar RTC with alarm and periodic wakeup from Stop/Standby modes enables energy-efficient timekeeping and scheduled system wakeups. |
Applications
| Industrial Motor Drives | Digital Power Supplies |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time MCU executing FOC algorithm, generating 6-channel PWM with dead-time insertion, sampling current via dual ADCs, and managing thermal protection. Use Value: Integrated CORDIC and FMAC reduce control loop latency to <2 µs; 16-bit ADCs enable ±0.1% current measurement accuracy over temperature. | Use Scenario: Digital AC-DC and DC-DC power supplies with adaptive voltage regulation and fault logging. IC Role / Device Role / Timing Role: Primary controller managing PWM generation, voltage/current loop regulation, soft-start sequencing, and communication via PMBus/I²C. Use Value: Four op-amps configured as PGAs condition shunt signals; 12-bit DACs generate precise reference voltages for error amplifiers. |
| Programmable Logic Controllers | USB-C Enabled Industrial Gateways |
Use Scenario: Compact PLC modules handling discrete I/O, analog inputs, and motion control in factory automation. IC Role / Device Role / Timing Role: Central processor running ladder logic interpreter, scanning 24 V digital inputs, conditioning 4–20 mA analog signals, and driving stepper/servo interfaces. Use Value: 86 fast I/Os with 5 V tolerance simplify direct connection to industrial sensors/actuators; FDCAN enables deterministic fieldbus communication. | Use Scenario: Edge gateway aggregating Modbus RTU, CAN, and Ethernet data, powered and updated via USB-C port. IC Role / Device Role / Timing Role: Host MCU managing USB-C PD negotiation, USB device enumeration, protocol translation, and secure firmware OTA updates. Use Value: Integrated UCPD and full-speed USB eliminate external PD controller; 96-bit unique ID enables device authentication and secure provisioning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same Cortex-M4 core, but 512 KB Flash, 128 KB SRAM, no CORDIC/FMAC, only 2× FDCAN, no UCPD. | Lacks hardware math acceleration and USB-C PD control - unsuitable for FOC or USB-C powered devices. | Select when cost-sensitive designs require basic motor control without advanced analog or USB-C features. |
| STM32H743VIT6 | Cortex-M7 core, 1 MB Flash, 1 MB RAM, dual-core option, higher clock (480 MHz), but larger LQFP100 package and higher power consumption. | Better for complex HMI + control co-processing; over-spec for compact motor drives where thermal/power envelope is constrained. | Choose for applications needing Linux-capable RTOS support, dual-core partitioning, or high-throughput SAI/ETH interfaces. |
Compared with STM32G474RET6, the STM32G491MET3 adds deterministic math acceleration and USB-C PD control at identical Flash size; versus STM32H743VIT6, it delivers optimal analog integration and thermal efficiency in a 7×7 mm footprint for space-limited industrial edge nodes.
Availability
STM32G491MET3 is available at Aetrix Electronics and suitable for industrial motor drives, digital power supplies, programmable logic controllers, and USB-C enabled gateways requiring stable component supply across extended production lifecycles.
Supply support for STM32G491MET3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32G4 series targets high-performance, analog-rich embedded applications - specifically engineered for digital power conversion, motor control, and industrial automation with integrated math accelerators and robust communication peripherals.
FAQ
What is the maximum operating temperature range for STM32G491MET3?
The STM32G491MET3 is specified for industrial temperature range: –40 °C to +85 °C ambient. This rating is validated per ST's qualification standards (AEC-Q100 not required, but JEDEC JESD47-compliant). Thermal performance is supported by the UFQFPN48 package's θJA of 41.5 °C/W under standard 2-layer PCB conditions.
Does STM32G491MET3 support secure boot and firmware encryption?
Yes. It includes proprietary Code Read-Out Protection (PCROP), securable memory areas, and a 1 KB One-Time-Programmable (OTP) zone for cryptographic keys. Secure boot is implemented via hardware-assisted ROM bootloader with hash-based signature verification, supporting ECDSA P-256 signatures and AES-128 decryption of encrypted firmware images.
Can the internal op-amps be used as programmable gain amplifiers (PGAs)?
Yes. All four operational amplifiers support PGA configuration with selectable gains of 1, 2, 3, 4, 8, 16, and 32 via dedicated OPAMPx_CSR register bits. Their inputs and outputs are fully accessible on dedicated pins (e.g., OPAMP1_VINP = PA1, OPAMP1_VOUT = PA0), enabling direct shunt current sensing with adjustable gain without external components.
Is the USB interface on STM32G491MET3 compatible with USB Battery Charging Specification v1.2?
Yes. The integrated USB 2.0 full-speed interface supports Battery Charging Detection (BCD) per USB BC v1.2, enabling automatic identification of SDP (Standard Downstream Port), CDP (Charging Downstream Port), and DCP (Dedicated Charging Port) sources. This allows intelligent power management during firmware updates or peripheral charging scenarios.
STM32G491MET3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 80-LQFP
- Series:
- STM32G4
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 66
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 112K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 32x12b SAR; D/A 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G491MET3 FAQ
1.How can I place an order for STM32G491MET3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G491MET3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G491MET3 reliable?
The price and inventory of STM32G491MET3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G491MET3 is usually 5 days.
3.What payment methods are accepted for STM32G491MET3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G491MET3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G491MET3?
STM32G491MET3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G491MET3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G491MET3?
For technical support, including STM32G491MET3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G491MET3 requirements.
6.How does Aetrix verify that STM32G491MET3 is sourced from the original manufacturer or authorized distributors?
All STM32G491MET3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G491MET3 meets industry standards.
7.What is the process for return or replacement of STM32G491MET3?
All STM32G491MET3 units undergo pre-shipment inspection (PSI). If there is an issue with STM32G491MET3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G491MET3 part is unused and in its original packaging.
Return procedure for STM32G491MET3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G491MET3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

