My Inquiry
My Account
STMicroelectronics STM32G491RCT6TR
- Part No.:
- STM32G491RCT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32G491RCT6TR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,587
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G491RCT6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 112 KB SRAM (including 16 KB CCM-SRAM with parity), and integrated analog peripherals including three 16-bit ADCs, four 12-bit DACs, four rail-to-rail comparators, and four operational amplifiers - deployed in motor control, industrial sensing, and power conversion systems.
For engineers reviewing the STM32G491RCT6TR datasheet, STM32G491RCT6TR pinout, STM32G491RCT6TR application, or STM32G491RCT6TR equivalent, key selection criteria include its dual FDCAN support for automotive diagnostics, CORDIC/FMAC hardware accelerators for real-time math, 5 V-tolerant GPIOs, UCPD interface for USB Type-C™ PD negotiation, and LQFP64 package compatibility with industrial PCB layouts.
Technical Context
The STM32G491RCT6TR implements an Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from Flash at 170 MHz, paired with a Memory Protection Unit (MPU) and securable memory regions including PCROP and 1 KB OTP. Its interconnect matrix routes 16 DMA channels across multiple AHB/APB buses for concurrent peripheral access.
It integrates dual FDCAN controllers compliant with ISO 11898-1:2015 (FD mode up to 5 Mbps), USB 2.0 full-speed with LPM/BCD, and a dedicated UCPD controller supporting USB Power Delivery 3.0 negotiation - all synchronized via a flexible clock tree with four oscillators (4–48 MHz HSE, 32 kHz LSE, 16 MHz/32 kHz RC).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables deterministic floating-point control loops in motor drives and digital power supplies. |
| Max Clock Frequency | 170 MHz with ART Accelerator; delivers 213 DMIPS for real-time signal processing without external cache. |
| Flash Memory | 512 KB with ECC and PCROP; supports secure firmware updates and tamper-resistant code storage in industrial edge nodes. |
| SRAM | 112 KB total: 96 KB general-purpose + 16 KB CCM-SRAM (parity-checked); isolates critical ISR/data buffers from bus contention. |
| Analog Peripherals | 3 × 16-bit ADCs (0.25 µs conversion), 4 × 12-bit DACs (2 buffered @ 1 MSPS), 4 OPAMPs (PGA mode), 4 comparators; enables closed-loop analog signal chain in single-chip motor control. |
| Communication Interfaces | 2 × FDCAN, 5 × USART, 3 × I²C, 3 × SPI, 1 × SAI, 1 × USB FS, 1 × UCPD; supports CAN FD diagnostics, audio streaming, and USB-C PD sink/source negotiation. |
| Math Accelerators | CORDIC (trig/log/exp) and FMAC (FIR/IIR filtering); offloads >90% of compute cycles for field-oriented control (FOC) and adaptive filtering. |
| Package & Pin Count | LQFP64 (10 × 10 mm, 0.5 mm pitch); provides 52 GPIOs with 5 V tolerance on 21 pins, suitable for mixed-signal industrial PCBs with legacy 5 V interfaces. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant ECOPACK2 construction rated for industrial temperature range (–40 °C to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply | Separate 1.71–3.6 V domains enable noise-isolated ADC/DAC operation; VDDA must be ≥ VDD for analog accuracy. |
| PA13/PA14 | SWD debug interface | Dedicated SWDIO/SWCLK pins; allow non-intrusive debugging without consuming GPIO or UART resources. |
| PA11/PA12 | USB DP/DM | Full-speed USB 2.0 physical layer; integrated transceivers eliminate external PHY, reducing BOM cost and board area. |
| PD0/PD1 | FDCAN1 TX/RX | Dual differential CAN FD transceiver interface; supports bit rates up to 5 Mbps for high-bandwidth vehicle network diagnostics. |
| PC13 | LSE oscillator input | Connects to 32.768 kHz crystal for RTC calendar and low-power wake-up timing with ±20 ppm stability. |
| NRST | Active-low reset | Asynchronous reset pin with internal pull-up; accepts 1.65–5.5 V logic levels, compatible with external supervisor ICs. |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware trigonometric/logarithmic computation in ≤10 cycles; eliminates software library overhead in motor angle estimation. |
| FMAC unit | 16×16-bit MAC with 32-bit accumulator; executes 128-tap FIR filters in <1 µs, enabling real-time current/voltage harmonic compensation. |
| UCPD controller | Integrated USB-C™ Power Delivery 3.0 negotiation engine; manages VBUS sourcing/sinking, role swapping, and PDO selection without host CPU intervention. |
| Advanced timers (TIM1/TIM8/TIM20) | Three 16-bit advanced motor control timers with 8-channel PWM, dead-time insertion, and emergency stop; supports three-phase inverter gate drive with fault protection. |
| VREFBUF | Programmable 2.048 V / 2.5 V / 2.9 V reference output; supplies precision ADC/DAC reference without external voltage reference ICs. |
| 5 V-tolerant GPIOs | 21 pins tolerant to 5.5 V; simplifies interfacing with legacy 5 V sensors, logic, and communication peripherals without level shifters. |
Applications
| Industrial Motor Control | Smart Power Supply |
|---|---|
|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, generating 6-channel complementary PWM with dead time, sampling current/voltage via 16-bit ADCs, and managing thermal protection. Use Value: CORDIC/FMAC accelerators reduce CPU load by 70%, enabling 20 kHz PWM switching while maintaining 100 µs current loop latency. |
Use Scenario: Digital AC-DC and DC-DC power supplies with adaptive voltage regulation and PMBus communication. IC Role / Device Role / Timing Role: Primary digital controller handling voltage/current loop PID, soft-start sequencing, fault logging, and isolated PMBus slave interface over I²C. Use Value: Dual 12-bit DACs provide precise programmable reference voltages for feedback loops; 5 V-tolerant I²C pins simplify isolation barrier design. |
| Automotive Body Electronics | USB-C Enabled Industrial Gateway |
|
Use Scenario: Central body control module managing lighting, window lift, and door lock functions with CAN FD diagnostics. IC Role / Device Role / Timing Role: CAN FD node with dual FDCAN controllers, driving LIN transceivers via USART, and monitoring battery voltage via VBAT ADC channel. Use Value: FDCAN supports 2 Mbps diagnostic data bursts; internal VREFBUF ensures stable 2.5 V reference for accurate battery monitoring across temperature. |
Use Scenario: Edge gateway aggregating sensor data and providing USB-C PD port for field device charging and configuration. IC Role / Device Role / Timing Role: USB-C PD sink/source negotiator (via UCPD), Ethernet/RS-485 bridge controller, and secure firmware updater using Flash PCROP. Use Value: Integrated UCPD eliminates external PD controller IC; 512 KB Flash with ECC enables robust OTA update rollback and signature verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance mixed-signal MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same Cortex-M4 core, but 512 KB Flash, 128 KB SRAM, no UCPD, no CORDIC/FMAC, only 1 FDCAN. | Lacks USB-C PD and hardware math acceleration; suitable for cost-sensitive motor control without PD or complex filtering. | Select when USB-C PD negotiation and real-time trigonometric computation are not required. |
| STM32H743VIT6 | Dual-core (Cortex-M7 + M4), 2 MB Flash, 1 MB SRAM, higher clock (480 MHz), no UCPD, no CORDIC/FMAC. | Targeted at high-throughput applications (e.g., vision, AI inference); lacks integrated USB-C PD and analog math accelerators. | Select for multi-threaded real-time OS workloads requiring >2000 DMIPS, not for USB-C PD or analog-intensive control. |
Compared with STM32G474RET6, the STM32G491RCT6TR adds UCPD and CORDIC/FMAC for USB-C PD and motor math offload; versus STM32H743VIT6, it trades raw throughput for integrated analog acceleration and USB-C compliance in compact LQFP64 form factor.
Availability
STM32G491RCT6TR is available at Aetrix Electronics and suitable for industrial motor control, smart power conversion, and USB-C enabled embedded gateways requiring stable component supply, long-term lifecycle assurance, and ECOPACK2 environmental compliance.
Supply support for STM32G491RCT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32G4 series targets high-efficiency digital power, motor control, and analog-intensive embedded applications, combining Cortex-M4 performance with hardware math acceleration and rich analog integration in compact packages.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32G491RCT6TR achieves 170 MHz maximum CPU frequency using the Adaptive Real-Time (ART) Accelerator, which enables zero-wait-state execution from Flash memory. This is validated across the full industrial temperature range (–40 °C to +85 °C) with VDD ≥ 2.7 V and requires enabling ART prefetch and cache in firmware. No external oscillator beyond the 4–48 MHz HSE or internal 16 MHz RC with PLL is needed.
Does this MCU support USB Type-C™ Power Delivery negotiation?
Yes - the STM32G491RCT6TR integrates a dedicated USB Type-C™ / USB Power Delivery (UCPD) controller compliant with USB PD 3.0 specification. It handles BMC physical layer signaling, policy engine execution, and VBUS source/sink control independently of the Cortex-M4 core, allowing simultaneous application processing and PD negotiation.
How many 5 V-tolerant I/O pins does the LQFP64 package provide?
The STM32G491RCT6TR in LQFP64 package has 21 GPIO pins rated for 5 V tolerance (up to 5.5 V), including PA0–PA15, PB0–PB1, PB10–PB11, and PC6–PC7. These pins retain full functionality (interrupt, timer capture, ADC input) while interfacing directly with 5 V logic, eliminating need for external level shifters in mixed-voltage systems.
What analog peripherals are included and how are they utilized in motor control?
The MCU integrates three 16-bit ADCs (0.25 µs conversion), four 12-bit DACs (two buffered), four rail-to-rail comparators, and four operational amplifiers. In motor control, ADCs sample phase currents and DC bus voltage; OPAMPs condition shunt signals; comparators implement fast overcurrent shutdown; DACs generate reference waveforms; and VREFBUF supplies stable 2.5 V reference for all analog blocks.
STM32G491RCT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32G4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 112K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12b SAR; D/A 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G491RCT6TR FAQ
1.How can I place an order for STM32G491RCT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G491RCT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G491RCT6TR reliable?
The price and inventory of STM32G491RCT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G491RCT6TR is usually 5 days.
3.What payment methods are accepted for STM32G491RCT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G491RCT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G491RCT6TR?
STM32G491RCT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G491RCT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G491RCT6TR?
For technical support, including STM32G491RCT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G491RCT6TR requirements.
6.How does Aetrix verify that STM32G491RCT6TR is sourced from the original manufacturer or authorized distributors?
All STM32G491RCT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G491RCT6TR meets industry standards.
7.What is the process for return or replacement of STM32G491RCT6TR?
All STM32G491RCT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G491RCT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G491RCT6TR part is unused and in its original packaging.
Return procedure for STM32G491RCT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G491RCT6TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
