My Inquiry
My Account
STMicroelectronics STM32G491RET6TR
- Part No.:
- STM32G491RET6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32G491RET6TR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,510
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32G491RET6TR from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, operating up to 170 MHz (213 DMIPS), featuring 512 KB Flash with ECC, 112 KB SRAM (96 KB + 16 KB CCM), and integrated analog peripherals including three 16-bit ADCs, four 12-bit DACs, four rail-to-rail comparators, and four operational amplifiers. It targets high-precision motor control and industrial sensing applications requiring real-time math acceleration.
For engineers reviewing the STM32G491RET6TR datasheet, STM32G491RET6TR pinout, STM32G491RET6TR application, or STM32G491RET6TR equivalent, key selection considerations include its CORDIC/FMAC hardware accelerators, dual FDCAN 2.0B interfaces with flexible data-rate support, UCPD controller for USB Type-C™ power delivery, and 5 V-tolerant GPIOs across 56 pins in the LQFP64 package.
Technical Context
The STM32G491RET6TR implements a tightly coupled interconnect matrix enabling concurrent access to flash, SRAM, and peripherals without bus contention. Its ART Accelerator delivers zero-wait-state execution from Flash at 170 MHz, while the CORDIC engine accelerates sine/cosine/tangent and magnitude/phase computations in hardware-critical for field-oriented control (FOC) loops.
It integrates dual FDCAN controllers compliant with ISO 11898-1:2015, supporting bit rates up to 5 Mbps in FD mode and legacy CAN 2.0B. The UCPD peripheral includes physical layer transceivers and protocol state machines for USB Power Delivery negotiation, eliminating need for external PD controllers in compact USB-C designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 170 MHz max, 213 DMIPS - enables real-time DSP and control algorithms without external co-processors. |
| Memory | 512 KB Flash (ECC-enabled), 96 KB SRAM + 16 KB CCM-SRAM - supports secure firmware storage and deterministic low-latency data buffering. |
| Analog Peripherals | 3 × 16-bit ADCs (0.25 µs conversion), 4 × 12-bit DACs (2 buffered @ 1 MSPS), 4 × OPAMPs (PGA mode), 4 × COMP - enables closed-loop analog signal conditioning and feedback in motor drives. |
| Math Acceleration | CORDIC + FMAC units - offloads trigonometric and FIR/IIR filter computations from CPU, reducing latency by >80% vs software-only implementation. |
| Communication | 2 × FDCAN, 5 × USART/UART, 3 × I²C, 3 × SPI, USB FS, SAI, UCPD - supports multi-protocol industrial connectivity and USB-C PD sink/source capability. |
| Package & Pins | LQFP64 (10 × 10 mm), 56 I/Os with 5 V tolerance - provides robust PCB layout margin and compatibility with legacy 5 V logic interfaces. |
| Power Management | VDD range 1.71–3.6 V; Sleep/Stop/Standby modes; PVD; VBAT RTC backup - enables battery-backed operation and energy-sensitive portable equipment design. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant ECOPACK2 construction; rated for industrial temperature range (–40 °C to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog supply inputs | Separate 1.71–3.6 V domains enable noise isolation between digital logic and precision analog circuits. |
| VSS, VSSA | Digital & analog ground returns | Dedicated analog ground plane minimizes coupling of switching noise into ADC/DAC reference paths. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | 56 total 5 V-tolerant pins support mixed-voltage system interfacing and legacy peripheral integration. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external RC or supervisor IC reset timing requirements. |
| BOOT0 | Boot mode selection | High at power-on selects system memory bootloader; enables field firmware recovery without debugger. |
| PA11/PA12 | USB DP/DM | Integrated full-speed USB transceiver with internal termination - eliminates need for external PHY or resistors. |
| PD0/PD1 | FDCAN1 TX/RX | Differential CAN bus interface with built-in transceiver drivers - reduces BOM count in automotive and industrial networks. |
| PA15/PB3/PB4 | UCPD CC1/CC2/VPWR | Direct connection to USB-C connector CC pins and VBUS path - enables native USB PD contract negotiation and VBUS discharge control. |
Key Features
| Feature | Design Value |
|---|---|
| CORDIC accelerator | Hardware computation of sin/cos/tan/atan2/magnitude/phase in ≤15 cycles - cuts FOC angle calculation latency from ~1.2 µs (software) to <100 ns. |
| FMAC unit | 16×16-bit MAC with 32-bit accumulator and 4-stage pipeline - executes 128-tap FIR filters in real time at 170 MHz without CPU intervention. |
| Triple ADC interleaving | Simultaneous sampling across 3 × 16-bit ADCs with hardware synchronization - captures synchronized current/voltage/position signals for torque ripple suppression. |
| UCPD controller | Full USB Power Delivery 3.0 sink/source negotiation stack in hardware - supports programmable PDOs, VCONN switching, and fault-safe VBUS discharge. |
| Adaptive Real-Time Accelerator | Zero-wait-state Flash execution at 170 MHz with prefetch disabled - ensures deterministic interrupt response <12 cycles even with code stored in internal Flash. |
| OPAMP PGA mode | Programmable gain (1–40×) with all terminals accessible - enables configurable instrumentation amplifier front-ends without external components. |
Applications
| Industrial Motor Drive | USB-C Powered Test Equipment |
|---|---|
|
Use Scenario: Field-oriented control of 3-phase BLDC motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation with dead-time insertion, and analog current sensing via triple-synchronized ADCs. Use Value: CORDIC+FPU+FMAC enables sub-µs vector rotation and filter execution, achieving <1% torque ripple at 20 kHz switching frequency. |
Use Scenario: Portable oscilloscope or multimeter powered and communicated over USB-C cable. IC Role / Device Role / Timing Role: USB-C PD sink negotiation, analog front-end signal acquisition, and real-time waveform processing using CCM-SRAM buffers. Use Value: Integrated UCPD and 16-bit ADCs eliminate external PD controller and precision ADC ICs, reducing BOM by 4 components and PCB area by 35%. |
| Smart Grid Sensor Node | Medical Infusion Pump Controller |
|
Use Scenario: High-accuracy voltage/current monitoring in DIN-rail mounted grid analyzers. IC Role / Device Role / Timing Role: Simultaneous 16-bit sampling of 3-phase line voltages and neutral current with hardware oversampling and internal VREFBUF calibration. Use Value: Internal 2.5 V VREFBUF with ±0.1% initial accuracy and 10 ppm/°C drift enables Class 0.2 metering compliance without external reference IC. |
Use Scenario: Closed-loop flow rate control in battery-operated infusion pumps with audible alarm and display. IC Role / Device Role / Timing Role: Low-power timer-driven stepper motor sequencing, DAC-controlled pressure valve actuation, and touch-button wake-up from Stop mode. Use Value: 1.1 µA Stop mode current with RTC active and 2.5 µs wakeup time enable >2-week battery life on two AA cells while maintaining precise dose timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance mixed-signal MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32G474RET6 | Same core, 512 KB Flash, but only 128 KB SRAM; no UCPD; single FDCAN; no CCM-SRAM | Lacks USB-C PD support and dual FDCAN - unsuitable for USB-C-powered devices or redundant CAN networks | Select when UCPD and second FDCAN are unnecessary and cost optimization is prioritized over feature headroom. |
| STM32H743VIT6 | Higher performance (480 MHz Cortex-M7), 2 MB Flash, 1 MB RAM, but no CORDIC/FMAC; larger LQFP100 package | Requires external analog front-end and lacks hardware math acceleration - increases firmware complexity for motor control | Select only when >200 MHz CPU throughput is required and analog integration is handled externally. |
Compared with STM32G474RET6, the STM32G491RET6TR adds UCPD and dual FDCAN at identical price point; versus STM32H743VIT6, it delivers superior analog integration and deterministic math acceleration in a smaller footprint-making it optimal for space-constrained, USB-C-connected motor and sensor systems.
Availability
STM32G491RET6TR is available at Aetrix Electronics and suitable for industrial motor drives, USB-C powered test equipment, smart grid sensors, and medical infusion pumps requiring stable component supply and long-term manufacturability.
Supply support for STM32G491RET6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and analog/mixed-signal devices for industrial, automotive, and consumer markets.
The STM32G4 series targets high-efficiency digital power conversion and precision motor control, integrating math accelerators, rich analog peripherals, and USB-C PD capability into a single chip to reduce system complexity and bill-of-materials cost.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32G491RET6TR achieves 170 MHz maximum CPU frequency using its Adaptive Real-Time Accelerator (ART), which caches Flash read accesses to eliminate wait states. This allows deterministic zero-wait-state execution even with complex instruction sequences, verified across temperature and voltage ranges per DS13122 Rev 4 Section 5.3.9.
Does this MCU support USB Power Delivery sink functionality natively?
Yes - the integrated UCPD peripheral implements full USB PD 3.0 sink negotiation, including CC line monitoring, VBUS detection, VCONN switching, and programmable PDO selection. No external PD controller IC is required, as confirmed in Section 3.35 of the datasheet and UM2515 reference manual.
How many analog-to-digital converters does the STM32G491RET6TR include and what are their key capabilities?
It integrates three independent 16-bit ADCs with 0.25 µs conversion time, up to 36 input channels, hardware oversampling (up to 12-bit effective resolution), and simultaneous sampling capability. Each ADC supports differential inputs and internal reference selection (VREFINT or VREFBUF), per Section 3.18 and Table 18 in DS13122.
Is the LQFP64 package RoHS-compliant and what is its thermal performance?
Yes - the LQFP64 package (order code 5W) is ECOPACK2-compliant and meets RoHS Directive 2011/65/EU. Its thermal resistance θJA is 40 °C/W (JEDEC standard board), enabling reliable operation at full 170 MHz in ambient temperatures up to +85 °C with standard PCB copper pour, as specified in Section 6.6 of DS13122 Rev 4.
STM32G491RET6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32G4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit
- Speed:
- 170MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, QSPI, SAI, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 112K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12b SAR; D/A 4x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32G491RET6TR FAQ
1.How can I place an order for STM32G491RET6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32G491RET6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32G491RET6TR reliable?
The price and inventory of STM32G491RET6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32G491RET6TR is usually 5 days.
3.What payment methods are accepted for STM32G491RET6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32G491RET6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32G491RET6TR?
STM32G491RET6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32G491RET6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32G491RET6TR?
For technical support, including STM32G491RET6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32G491RET6TR requirements.
6.How does Aetrix verify that STM32G491RET6TR is sourced from the original manufacturer or authorized distributors?
All STM32G491RET6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32G491RET6TR meets industry standards.
7.What is the process for return or replacement of STM32G491RET6TR?
All STM32G491RET6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32G491RET6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32G491RET6TR part is unused and in its original packaging.
Return procedure for STM32G491RET6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32G491RET6TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
