Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32H533ZEJ6

Name: STM32H533ZEJ6
Brand: STMicroelectronics
SKU: STM32H533ZEJ6
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32H533ZEJ6

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 144-UFBGA

Datasheet:: STM32H533ZEJ6.pdf

Description:: IC MCU 32BIT 512KB FLSH 144UFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:200

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32H533ZEJ6 from STMicroelectronics is a 32-bit Arm® Cortex®-M33 microcontroller with TrustZone® security, 250 MHz max clock, 512-Kbyte ECC flash, 272-Kbyte SRAM (80-Kbyte with ECC), and integrated cryptographic accelerators (AES, PKA, HASH, RNG). It targets secure industrial control, IoT edge nodes, and smart metering where high-performance deterministic execution, hardware root of trust, and on-the-fly Octo-SPI memory decryption are required.

For engineers reviewing the STM32H533ZEJ6 datasheet, STM32H533ZEJ6 pinout, STM32H533ZEJ6 application, or STM32H533ZEJ6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual DMA controllers for real-time offload, 100 K-cycle data flash capability, and PSA Level 3/SESIP3-certified security architecture.

Technical Context

The device implements Armv8-M mainline security with configurable SAU regions and ST-iROT immutable boot entry. Its ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to sustain zero-wait-state execution at 250 MHz from flash or external memories.

Security is enforced via GTZC (Global TrustZone Controller), secure firmware installation (SFI), and hardware-unique key (HUK) for encrypted data storage. The dual AES coprocessors-one DPA-resistant-enable concurrent encryption/decryption while the OTFDEC engine secures external Octo-SPI memories in real time.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, 375 DMIPS @ 250 MHz - enables secure, deterministic real-time control with floating-point math acceleration.
Memory	512-Kbyte flash (ECC, two banks, read-while-write), 272-Kbyte SRAM (80-Kbyte SRAM2 with ECC) - supports robust firmware updates and safety-critical data retention.
Cryptographic Engines	Dual AES coprocessors (one DPA-resistant), PKA, HASH (SHA-1/2/3), NIST SP800-90B TRNG - delivers certified secure boot, OTA firmware signing, and key derivation.
Security Certification	PSA Level 3 and SESIP3 certified - meets stringent requirements for payment terminals, industrial gateways, and connected medical devices.
External Memory Interface	Octo-SPI + FMC (SRAM/PSRAM/FRAM/NOR/NAND) - enables scalable code/data expansion with hardware-accelerated decryption of external flash.
Low-Power Timers	Two LPTIMs available in Stop mode - sustains precise timing for wake-up events without CPU intervention, critical for battery-powered sensors.
Analog Peripherals	Two 12-bit ADCs (5 Msps), dual-channel 12-bit DAC, digital temperature sensor - supports closed-loop motor control and sensor signal conditioning.

Pinout & Package

STM32H533ZEJ6 uses the UFBGA144 (10 × 10 mm, 0.8 mm pitch) package with 144 I/O balls. Pin functions include dedicated TrustZone-secured debug (SWD/JTAG), dual VCAP pins for core voltage stabilization, and multiplexed peripherals including FDCAN, USB Type-C UCPD, HDMI-CEC, and Octo-SPI.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VSS	Core power supply and ground	1.71–3.6 V operation; requires external 2.2 µF ceramic capacitor per VCAP pin for stable VCORE regulation.
NRST	Active-low reset input	Asynchronous reset with internal pull-up; compatible with external reset supervisors and brown-out detection circuits.
BOOT0	Boot mode selection	Configures primary boot source (system memory, embedded flash, or external memory) at power-on; level-sensitive, sampled during reset.
PA13/PA14	SWDIO/SWCLK debug interface	Authenticated Serial Wire Debug (SWD) pins supporting secure debug access control and life-cycle management.
PC10/PC11	FDCAN1_RX/FDCAN1_TX	ISO 11898-1 compliant CAN FD transceiver interface with bit rates up to 5 Mbit/s - suitable for automotive diagnostics and industrial fieldbus.
PE2–PE7	Octo-SPI IO0–IO5 + SCK + CS	Eight-line serial interface supporting hyperflash, PSRAM, and NAND with on-the-fly decryption - eliminates software overhead for external memory security.

Key Features

Feature	Design Value
TrustZone-enforced peripheral isolation	Up to eight configurable SAU regions enforce secure/non-secure memory and peripheral access boundaries at hardware level.
Secure firmware upgrade	TF-M (Trusted Firmware-M) support with SFI and HUK-based signature verification ensures authenticated, tamper-proof OTA updates.
On-the-fly external memory decryption	OTFDEC engine decrypts Octo-SPI flash contents in real time using AES-128/256 - no CPU involvement or latency penalty.
High-cycling data flash	48-Kbyte per bank with 100 K write/erase cycles - enables reliable parameter storage in industrial logging and calibration applications.
Authenticated debug lifecycle	Flexible debug authentication scheme with securable JTAG/SWD access - prevents unauthorized firmware extraction during development and field service.

Applications

Industrial PLC Controller

Smart Energy Meter

Use Scenario: Real-time motion control with safety monitoring and encrypted firmware updates over cellular backhaul.

IC Role / Device Role / Timing Role: Main application processor executing IEC 61131-3 logic, managing EtherCAT slave stack, and enforcing SIL-2 functional safety via TrustZone-isolated watchdogs and memory protection.

Use Value: Dual LPTIMs maintain precise 1-ms task scheduling in Stop mode; OTFDEC secures firmware stored in external Octo-SPI NOR flash against physical tampering.

Use Scenario: Revenue-grade electricity meter with tamper detection, secure metrology data storage, and DLMS/COSEM protocol stack.

IC Role / Device Role / Timing Role: Secure metrology host controlling 24-bit sigma-delta ADCs, managing RTC-backed billing counters, and performing AES-GCM encryption of consumption logs.

Use Value: PSA Level 3 certification validates cryptographic integrity; backup SRAM retains billing registers during mains failure; active tampers trigger immediate memory wipe.

Secure IoT Gateway

Medical Sensor Hub

Use Scenario: Edge gateway aggregating BLE/Zigbee sensor data, running TLS 1.3, and forwarding to cloud with hardware-attested identity.

IC Role / Device Role / Timing Role: Root-of-trust anchor generating ECDSA keys via DPA-resistant PKA, validating firmware signatures, and isolating network stack in non-secure world.

Use Value: Unique 96-bit ID + HUK enables device attestation; dual AES engines handle concurrent TLS handshake and payload encryption without CPU load.

Use Scenario: Portable patient monitor collecting ECG, SpO₂, and temperature data with HIPAA-compliant local encryption before transmission.

IC Role / Device Role / Timing Role: Low-power sensor fusion hub sampling analog front-end at 1 kHz, applying FIR filters via FPU, and storing encrypted clinical logs in SRAM2 with ECC.

Use Value: 2-Kbyte backup SRAM preserves vital signs during battery swap; digital temperature sensor calibrates ADC gain drift; VREFBUF ensures stable 1.2 V reference for precision biosignal acquisition.

Equivalent & Alternatives

The following parts are listed as comparable options for similar secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32H753IIK6	Lacks TrustZone, uses Cortex-M7; 1 MB flash, 1 MB RAM; no PSA Level 3 certification or OTFDEC.	Suitable for high-throughput DSP tasks but not security-critical boot or encrypted external memory use cases.	Select when raw performance > hardware-enforced security, and external memory decryption is handled in software.
NXP i.MX RT1189	Cortex-M85 core, dual-band Wi-Fi/BLE coexistence, no PSA Level 3; different crypto IP (CAAM vs. SAES/PKA).	Better for wireless gateway integration but lacks ST's certified secure boot flow and immutable iROT.	Choose when integrated wireless connectivity outweighs certified security assurance and deterministic real-time latency.

Compared with STM32H533ZEJ6, the STM32H753IIK6 trades certified security for higher memory bandwidth and DSP capability, while the i.MX RT1189 prioritizes RF integration over PSA-aligned trust anchors - making STM32H533ZEJ6 optimal for regulated environments requiring auditable, hardware-rooted security.

Availability

STM32H533ZEJ6 is available at Aetrix Electronics and suitable for industrial PLC controllers, smart energy meters, secure IoT gateways, and medical sensor hubs requiring stable component supply across multi-year production cycles.

Supply support for STM32H533ZEJ6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with strong focus on industrial and secure embedded systems.

The STM32H5 series is designed for high-assurance applications demanding PSA Level 3/SESIP3 certification, hardware-enforced isolation, and cryptographic acceleration - targeting markets where firmware integrity and side-channel resistance are non-negotiable.

FAQ

What is the maximum operating frequency and associated DMIPS rating?

The STM32H533ZEJ6 operates at up to 250 MHz with a measured 375 DMIPS (Dhrystone 2.1) performance. This rating is achieved with the ART Accelerator enabled, delivering zero-wait-state execution from embedded flash. The 1.5 DMIPS/MHz efficiency reflects optimized pipeline utilization and cache hit rate under real-world code loads.

How does the TrustZone implementation differ from standard Cortex-M33 deployments?

This device integrates ST's Global TrustZone Controller (GTZC) with preconfigured immutable root of trust (ST-iROT), eight SAU regions, and TrustZone-aware peripherals like GTZC-secured GPIOs and DMA channels. Unlike generic Cortex-M33 implementations, it ships with factory-provisioned secure boot keys and supports secure firmware installation (SFI) without requiring custom secure bootloader development.

Which external memory types are supported and how is security enforced?

STM32H533ZEJ6 supports Octo-SPI (NOR/NAND/PSRAM/hyperRAM) and FMC (SRAM/FRAM/NOR/NAND) interfaces. Security is enforced via the OTFDEC engine, which performs real-time AES-128/256 decryption of Octo-SPI reads using keys derived from the hardware unique key (HUK); decrypted data never appears unencrypted on the bus.

What debug interfaces are available and how is access secured?

It provides Serial Wire Debug (SWD), JTAG, and Embedded Trace Macrocell (ETM) interfaces. Debug access is secured through authenticated debug with flexible life-cycle management: debug ports can be permanently locked, restricted to secure world only, or require cryptographic challenge-response authentication - all configurable via fuse settings and enforced by TrustZone hardware.

STM32H533ZEJ6 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 144-UFBGA

Series:: STM32H5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 250MHz

Connectivity:: CANbus, FIFO, I2C, IrDA, LINbus, MMC/SD/SDIO, SMBus, SPI, UART/USART, USB

Peripherals:: Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT

Number of I/O:: 112

Program Memory Size:: 512KB (512K x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 272K x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 20x10b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32H533ZEJ6 FAQ

1.How can I place an order for STM32H533ZEJ6 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32H533ZEJ6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32H533ZEJ6 reliable?

The price and inventory of STM32H533ZEJ6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H533ZEJ6 is usually 5 days.

3.What payment methods are accepted for STM32H533ZEJ6?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H533ZEJ6 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32H533ZEJ6?

STM32H533ZEJ6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32H533ZEJ6 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32H533ZEJ6?

For technical support, including STM32H533ZEJ6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H533ZEJ6 requirements.

6.How does Aetrix verify that STM32H533ZEJ6 is sourced from the original manufacturer or authorized distributors?

All STM32H533ZEJ6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H533ZEJ6 meets industry standards.

7.What is the process for return or replacement of STM32H533ZEJ6?

All STM32H533ZEJ6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H533ZEJ6, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32H533ZEJ6 part is unused and in its original packaging.

Return procedure for STM32H533ZEJ6:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…