My Inquiry
My Account
STMicroelectronics STM32H533ZET6
- Part No.:
- STM32H533ZET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H533ZET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H533ZET6 from STMicroelectronics is a 32-bit Arm® Cortex®-M33 microcontroller with TrustZone® security, 250 MHz max clock, 512 KB flash (ECC), 272 KB SRAM (80 KB with ECC), and integrated cryptographic accelerators including dual AES, PKA, HASH, and OTFDEC. It serves as a secure application processor in industrial gateways requiring real-time control, encrypted firmware updates, and multi-interface connectivity.
For engineers reviewing the STM32H533ZET6 datasheet, STM32H533ZET6 pinout, STM32H533ZET6 application, or STM32H533ZET6 equivalent, key selection considerations include TrustZone-enforced peripheral isolation, Octo-SPI on-the-fly decryption for external memory, 12-bit ADC at 5 Msps, dual FDCAN support, and LQFP144 package compatibility with legacy STM32H7 layout footprints.
Technical Context
The STM32H533ZET6 implements Armv8-M mainline security with configurable SAU regions and ST-iROT root of trust, enabling hardware-enforced separation between secure and non-secure firmware execution. Its dual GPDMA controllers offload CPU for concurrent data movement across peripherals including SDMMC, Octo-SPI, and USB Type-C®/PD.
It integrates ART Accelerator with 8 KB instruction cache and 4 KB data cache to sustain zero-wait-state execution from flash and external memories, while the flexible memory controller supports SRAM, PSRAM, FRAM, and NOR/NAND with up to 16-bit bus width - critical for deterministic real-time response in safety-critical edge nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 250 MHz, 375 DMIPS, with TrustZone, FPU, and MPU - enables secure real-time task scheduling and floating-point math for motor control algorithms. |
| Flash Memory | 512 KB embedded flash with ECC and read-while-write dual-bank operation - supports seamless firmware updates without system interruption. |
| SRAM | 272 KB total SRAM: 80 KB SRAM2 with ECC + 2 KB backup SRAM - retains critical state during Stop mode with VBAT supply. |
| Cryptographic Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH (SHA-1/2/3), TRNG (NIST SP800-90B compliant) - accelerates TLS handshake, secure boot, and OTA signature verification. |
| Analog Peripherals | Two 12-bit ADCs (5 Msps), one 12-bit dual-channel DAC, digital temperature sensor, and voltage reference buffer - enables high-fidelity sensor fusion and analog actuator control. |
| Communication Interfaces | Up to 34 interfaces: 3× I²C Fm+, 2× I³C, 6× U(S)ART/LPUART, 4× SPI/I²S, 2× FDCAN, USB FS host/device (crystal-less), UCPD, HDMI-CEC - supports multi-protocol industrial fieldbus bridging. |
| Security Certification | SESIP3 and PSA Level 3 certified; immutable ST-iROT; Secure Firmware Installation (SFI); hardware unique key (HUK) - meets IEC 62443-3-3 SL2 requirements for industrial IoT devices. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with exposed thermal pad; 112 fast I/Os (most 5 V-tolerant), 10 low-voltage I/Os (down to 1.08 V), and dedicated TrustZone-aware debug pins (SWD/JTAG/ETM).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.71–3.6 V application supply; decoupled via VCAP capacitor for stable core voltage regulation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and tamper-triggered secure wipe. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or Octo-SPI) at power-on; TrustZone state (TZEN) determines secure/non-secure vector table mapping. |
| PA13/PA14 | SWDIO/SWCLK | Serial Wire Debug interface - authenticated debug access enforced by TrustZone-aware life cycle management. |
| PC10/PC11 | FDCAN1_RX/FDCAN1_TX | ISO 11898-1 compliant CAN FD transceiver interface - supports 5 Mbps data phase and time-triggered communication for automotive diagnostics. |
| PD12/PD13 | OCTOSPI1_IO0/OCTOSPI1_IO1 | Octo-SPI data lines with on-the-fly decryption (OTFDEC) - enables secure execution from external hyperflash/PSRAM without exposing decrypted code in DRAM. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | Eight configurable SAU regions allow per-peripheral security attribution - e.g., UART0 assigned to secure world for bootloader commands, UART1 to non-secure for user CLI. |
| On-the-fly decryption (OTFDEC) | Hardware-accelerated AES-128/256 decryption of Octo-SPI memory contents - eliminates need for software-based decryption overhead and memory exposure risks. |
| Secure firmware installation (SFI) | Immutable ST-iROT validates signed firmware images before loading into flash - prevents unauthorized code injection during field updates. |
| Low-power timer in Stop mode | Two LPTIM instances retain timing accuracy (±1% over -40°C to +85°C) while CPU and most peripherals are powered down - enables battery-backed sensor polling at <1 µA. |
| Flexible external memory controller | Supports PSRAM, FRAM, and NAND with ECC and interleaving - enables cost-effective expansion of RAM footprint for protocol stack buffering in industrial gateways. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus RTU, CAN FD, and MQTT over TLS in factory automation. IC Role / Device Role / Timing Role: Application processor executing RTOS, managing dual FDCAN buses, and performing TLS 1.3 handshakes via PKA/HASH accelerators. Use Value: TrustZone isolates secure boot and crypto operations from application logic, preventing firmware tampering during remote updates. | Use Scenario: Tamper-resistant energy meter with encrypted data logging and remote firmware validation. IC Role / Device Role / Timing Role: Secure MCU handling metering ADC sampling, HUK-protected data encryption, and active tamper detection via dedicated inputs. Use Value: Hardware unique key (HUK) and secure backup SRAM ensure metering data confidentiality even if flash is physically extracted. |
| Medical Diagnostic Device | USB-C Power Delivery Hub |
Use Scenario: Portable ultrasound unit requiring real-time image processing and HIPAA-compliant data storage. IC Role / Device Role / Timing Role: High-performance controller interfacing 12-bit ADC array, driving parallel display interface, and encrypting DICOM files before SD card write. Use Value: Dual 5 Msps ADCs and SRAM2 with ECC enable noise-immune signal acquisition and fault-tolerant buffer storage. | Use Scenario: Multi-port USB-C hub negotiating power contracts and managing PD policy engine. IC Role / Device Role / Timing Role: UCPD controller managing VCONN switching, BMC encoding/decoding, and PD message parsing with hardware CRC and timing-critical state machine. Use Value: Dedicated UCPD peripheral offloads USB PD protocol handling from CPU, ensuring sub-millisecond response to partner requests. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753ZIT6 | No TrustZone; dual-core Cortex-M7/M4; no OTFDEC or SFI; lower security certification (PSA Level 1) | Suitable for high-performance non-secure applications like motor drives where crypto acceleration is optional | Select when security certification and secure boot are not required, but higher raw compute (1027 CoreMark) is prioritized. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core; no TrustZone in M7; separate SECO secure co-processor; different package (BGA289) | Targeted for multimedia-rich HMI with GPU offload; requires external secure element for full PSA Level 3 compliance | Choose when integrating LVDS display and audio codecs is essential, and external secure element integration is acceptable. |
Compared with STM32H533ZET6, the STM32H753ZIT6 trades hardware-enforced security for higher single-thread performance, while the i.MX RT1176 relies on discrete secure co-processing rather than integrated TrustZone - making the H533 uniquely suited for compact, certifiable, single-chip secure edge nodes.
Availability
STM32H533ZET6 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, medical diagnostic devices, and USB-C power delivery hubs requiring stable component supply across extended product lifecycles.
Supply support for STM32H533ZET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32H5 series targets high-assurance embedded systems demanding PSA Level 3 and SESIP3 certification, with design focus on secure boot, runtime integrity, and cryptographic agility for industrial IoT and medical edge devices.
FAQ
What debug interfaces does the STM32H533ZET6 support, and how is debug access secured?
The STM32H533ZET6 supports Serial Wire Debug (SWD), JTAG, and Embedded Trace Macrocell (ETM). Debug access is secured via authenticated debug using ST's flexible device life cycle scheme: debug ports are disabled by default in secure production mode and require cryptographic challenge-response authentication to re-enable - preventing unauthorized firmware extraction or modification.
Does the STM32H533ZET6 support external memory with hardware ECC, and which interfaces provide it?
Yes - the Flexible Memory Controller (FMC) supports hardware ECC for NOR/NAND memories connected via its 16-bit data bus. Additionally, the Octo-SPI interface enables on-the-fly decryption (OTFDEC) but does not apply ECC; ECC for Octo-SPI-connected memories must be implemented in software or via external controller. Internal flash and SRAM2 include built-in ECC.
How does the STM32H533ZET6 handle secure firmware updates over-the-air (OTA)?
It uses Secure Firmware Installation (SFI) with preconfigured immutable root of trust (ST-iROT). OTA images are cryptographically signed; the ST-iROT validates signatures using public keys stored in OTP before allowing flash programming. Updates execute in TrustZone-secured environment, and OTFDEC ensures decrypted code never resides unencrypted in external memory - meeting IEC 62443-3-3 update integrity requirements.
Can the STM32H533ZET6 operate in ultra-low-power modes while maintaining secure RTC and tamper detection?
Yes - in Standby mode with VBAT supplied, the device retains RTC operation, 32 backup registers, and active tamper detection circuitry (including tamper pins and internal voltage/temperature monitors). The 2 KB backup SRAM remains powered, and TrustZone-protected secure counters continue running - enabling tamper-evident time-stamped logging with <1 µA quiescent current.
STM32H533ZET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, MMC/SD/SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 272K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x10b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H533ZET6 FAQ
1.How can I place an order for STM32H533ZET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H533ZET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H533ZET6 reliable?
The price and inventory of STM32H533ZET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H533ZET6 is usually 5 days.
3.What payment methods are accepted for STM32H533ZET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H533ZET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H533ZET6?
STM32H533ZET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H533ZET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H533ZET6?
For technical support, including STM32H533ZET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H533ZET6 requirements.
6.How does Aetrix verify that STM32H533ZET6 is sourced from the original manufacturer or authorized distributors?
All STM32H533ZET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H533ZET6 meets industry standards.
7.What is the process for return or replacement of STM32H533ZET6?
All STM32H533ZET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H533ZET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H533ZET6 part is unused and in its original packaging.
Return procedure for STM32H533ZET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H533ZET6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
