STMicroelectronics STM32H562AII6
- Part No.:
- STM32H562AII6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32H562AII6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H562AII6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and hardware crypto engines (HASH, PKA, RNG). It targets secure industrial control, IoT edge nodes, and smart metering systems requiring certified firmware integrity and real-time deterministic response.
For engineers reviewing the STM32H562AII6 datasheet, STM32H562AII6 pinout, STM32H562AII6 application, or STM32H562AII6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank read-while-write flash for seamless OTA updates, 1.71–3.6 V supply range with SMPS support, and verified 5 Msps ADC performance in 12-bit mode.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral partitioning. Its dual GPDMA controllers offload CPU for concurrent data movement across peripherals including Octo-SPI, SDMMC, and Ethernet MAC.
ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to eliminate wait states during flash execution and enable deterministic timing for real-time tasks. The CORDIC coprocessor accelerates trigonometric computations, while FMAC supports real-time FIR/IIR filtering without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, up to 250 MHz - enables secure, isolated execution of critical firmware and real-time control loops. |
| Flash Memory | 2 Mbyte with ECC and two-bank RWW - supports atomic firmware updates and robust error correction in mission-critical storage. |
| SRAM | 640 Kbyte total: 64 Kbyte SRAM2 (ECC), 320 Kbyte SRAM3 (flexible ECC), 4 Kbyte backup SRAM - ensures data retention in lowest power modes and fault-tolerant working memory. |
| Analog Performance | Two 12-bit ADCs, up to 5 Msps; one dual-channel 12-bit DAC - meets requirements for high-speed sensor acquisition and precision actuator control. |
| Security Features | TrustZone, SFI, HASH, PKA, NIST SP800-90B-compliant RNG, 96-bit UID, active tampers - fulfills PSA Level 3 and SESIP certification prerequisites. |
| Communication Interfaces | 2× FDCAN, 12× U(S)ART, 4× I²C, 6× SPI, 2× SAI, 1× Ethernet MAC, 1× USB FS, 1× UCPD - enables multi-protocol connectivity in industrial gateways and automotive subsystems. |
| Power Management | 1.71–3.6 V supply; embedded SMPS or LDO; Sleep/Stop/Standby modes; VBAT RTC support - delivers <1.5 µA Standby current with RTC and 32 backup registers active. |
Pinout & Package
STM32H562AII6 uses a 176-pin LQFP package (24 × 24 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per STMicroelectronics DS14258 Rev 6, Section 4.1–4.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent 1.71–3.6 V domains allow mixed-voltage I/O interfacing and low-noise analog operation. |
| VSS, VSSA, VSSIO2 | Ground reference planes | Dedicated analog and digital ground pins minimize coupling noise in mixed-signal applications. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external supervisory circuits for system-level fault recovery. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); requires external pull-up/down for factory programming or debug recovery. |
| PA13/PA14 | SWDIO/SWCLK debug interface | Serial Wire Debug pins supporting authenticated debug access under TrustZone life-cycle control. |
| PF14/PF15 | FDCAN1_RX/FDCAN1_TX | Differential CAN FD transceiver interface compliant with ISO 11898-1:2015, supporting bit rates up to 5 Mbps. |
| PC10/PC11 | USART4_TX/USART4_RX | Full-duplex asynchronous serial interface with LIN and IrDA support - suitable for sensor telemetry and HMI communication. |
| PD0/PD1 | OSC_IN/OSC_OUT | External crystal oscillator connection for precise clock generation (4–50 MHz); required for USB/ETH timing accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Firmware Installation (SFI) | Enables cryptographically signed firmware images verified at boot using PKA and HASH - prevents unauthorized code execution. |
| Flexible Memory Controller (FMC) | Supports SRAM, PSRAM, SDRAM/LPSDR, FRAM, NOR/NAND - allows expansion of external program/data space with configurable timing. |
| Octo-SPI Interface | Single-port interface supporting hyperflash/hyperRAM, serial NAND/NOR, and PSRAM in x1/x2/x4/x8 modes - reduces pin count vs. parallel memory interfaces. |
| Low-Power Timers (LPTIMx) | Six independent 16-bit timers operational in Stop mode with sub-microsecond resolution - ideal for wake-up scheduling and periodic sensor sampling. |
| Dual Independent Watchdogs | IWDG (independent) + WWDG (windowed) - provides layered fail-safe supervision for safety-critical firmware execution. |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
Use Scenario: Real-time logic execution, analog sensor aggregation (voltage/current), and secure remote firmware updates over cellular or LoRaWAN. IC Role / Device Role / Timing Role: Main application processor with deterministic interrupt latency (<100 ns), TrustZone-isolated secure boot, and dual FDCAN for fieldbus interoperability. Use Value: Dual-bank flash enables zero-downtime firmware upgrades; 5 Msps ADC captures transient grid events with timestamped metadata. | Use Scenario: High-accuracy energy measurement, tamper detection, encrypted data logging, and secure HAN communication via PLC or RF. IC Role / Device Role / Timing Role: Secure metering SoC integrating metrology processing, cryptographic signing of consumption records, and active tamper response. Use Value: NIST SP800-90B RNG and ECDSA verification ensure regulatory compliance; backup SRAM retains billing data during mains failure. |
| IoT Edge Gateway | Automotive Body Control Module |
Use Scenario: Protocol translation between BLE/Zigbee sensors and cloud-connected Ethernet/Wi-Fi uplinks, with local AI inference offload. IC Role / Device Role / Timing Role: Central protocol hub with multiple UARTs, I²C, SPI, and SAI for audio preprocessing - managed by TrustZone-secured RTOS. Use Value: CORDIC/FMAC accelerators reduce CPU load for FFT-based anomaly detection; USB Type-C PD controller manages power negotiation with peripherals. | Use Scenario: Centralized vehicle body electronics managing door locks, lighting, HVAC, and diagnostics via CAN FD and LIN. IC Role / Device Role / Timing Role: Safety-aware MCU with ASIL-B capable peripherals, watchdog supervision, and secure bootloader for ECU reprogramming. Use Value: FDCAN supports 5 Mbps communication for fast diagnostic response; 1.71–3.6 V operation tolerates automotive battery transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H563ZIT6 | Same core, flash, RAM, and peripherals; differs in package (LQFP176 vs. LQFP144) and pin count (176 vs. 144); includes additional USB HS PHY and Ethernet PHY interface. | Targeted at designs requiring native USB 2.0 high-speed or integrated Ethernet PHY - not needed for USB FS-only or external PHY implementations. | Select when higher pin count and integrated USB HS/Ethernet PHY are required; otherwise, STM32H562AII6 offers optimal cost/performance for FDCAN + USB FS use cases. |
| NXP i.MX RT1189 | Arm Cortex-M7 + Cortex-M33 dual-core; 2 MB flash, 1 MB RAM; lacks TrustZone-peripheral granularity but adds GPU and display engine. | Better suited for HMI-rich applications (e.g., touch displays, voice UI); less optimized for pure secure control with minimal BOM footprint. | Choose for multimedia-capable edge devices; STM32H562AII6 remains superior for compact, low-power, certifiable secure control where display/video is absent. |
Compared with STM32H563ZIT6, STM32H562AII6 reduces pin count and eliminates redundant PHYs for cost-sensitive FDCAN/USB FS gateway designs; versus i.MX RT1189, it delivers tighter TrustZone enforcement, lower static power, and smaller footprint for certified secure control without graphics overhead.
Availability
STM32H562AII6 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H562AII6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32H5 series is designed for high-assurance embedded applications demanding PSA Certified Level 3 security, real-time determinism, and extended industrial temperature operation (–40°C to +125°C).
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32H562AII6 operates at up to 250 MHz with an ART Accelerator and achieves 375 DMIPS (Dhrystone 2.1) - measured with zero-wait-state execution from flash memory using the 8-Kbyte instruction cache. This performance is sustained across the full industrial temperature range (–40°C to +125°C) under specified voltage conditions (2.7–3.6 V).
Does STM32H562AII6 support secure boot with cryptographic verification?
Yes. It implements Secure Firmware Installation (SFI) using hardware-accelerated ECDSA signature verification and HASH computation. Boot firmware images must be signed with a private key; the public key is stored in OTP. Verification occurs before code execution, enforced by TrustZone and GTZC, meeting PSA Certified Level 3 requirements.
What are the supported low-power modes and their typical current consumption?
It supports Sleep, Stop, and Standby modes. In Standby mode with RTC and 32 backup registers active, typical current is 1.4 µA at 25°C (VDD = 3.3 V). Stop mode with SRAM retention draws ~2.5 µA. All modes retain TrustZone configuration and secure context, enabling rapid, authenticated wake-up.
Can the Octo-SPI interface connect to external PSRAM or HyperRAM?
Yes. The Octo-SPI interface supports x1/x2/x4/x8 configurations and is qualified for serial PSRAM (e.g., AP Memory APS62XXX), HyperRAM (e.g., Cypress/Infineon HYPERBUS), and serial NOR/NAND. Timing parameters are programmable per device datasheet, and the interface includes built-in dummy cycle insertion and latency compensation.
STM32H562AII6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H562AII6 FAQ
1.How can I place an order for STM32H562AII6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H562AII6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H562AII6 reliable?
The price and inventory of STM32H562AII6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H562AII6 is usually 5 days.
3.What payment methods are accepted for STM32H562AII6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H562AII6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H562AII6?
STM32H562AII6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H562AII6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H562AII6?
For technical support, including STM32H562AII6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H562AII6 requirements.
6.How does Aetrix verify that STM32H562AII6 is sourced from the original manufacturer or authorized distributors?
All STM32H562AII6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H562AII6 meets industry standards.
7.What is the process for return or replacement of STM32H562AII6?
All STM32H562AII6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H562AII6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H562AII6 part is unused and in its original packaging.
Return procedure for STM32H562AII6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H562AII6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

