STMicroelectronics STM32H562IIT6
- Part No.:
- STM32H562IIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32H562IIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,669
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H562IIT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2-Mbyte ECC flash, 640-Kbyte SRAM (with flexible ECC), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and hardware security features including ECDSA, HASH, and NIST SP800-90B-compliant TRNG. It targets secure industrial control and IoT edge nodes requiring real-time processing and firmware integrity.
For engineers reviewing the STM32H562IIT6 datasheet, STM32H562IIT6 pinout, STM32H562IIT6 application, or STM32H562IIT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank flash with read-while-write for secure OTA updates, 140 5 V-tolerant GPIOs, integrated SMPS regulator support, and octo-SPI interface for serial PSRAM/NOR expansion.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral partitioning. Its dual GPDMA controllers offload CPU during high-bandwidth transfers to FMC, OCTOSPI, or Ethernet MAC-enabling concurrent secure firmware update and real-time sensor data acquisition.
ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution from flash and deterministic latency for time-critical ISR handling. The CORDIC coprocessor accelerates trigonometric computations for motor control loops, while FMAC supports real-time FIR/IIR filtering in audio or sensor signal conditioning pipelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure, deterministic real-time execution with hardware-isolated secure/non-secure worlds. |
| Flash Memory | 2 Mbytes with ECC, dual-bank RWW - supports seamless background firmware upgrade without halting application code. |
| SRAM | 640 Kbytes total: 64-Kbyte SRAM2 (ECC), 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - provides fault-tolerant data retention and low-power RTC coexistence. |
| Security Features | TrustZone, SFI, ECDSA verification, HASH accelerator, 96-bit UID, active tampers - meets IEC 62443-3-3 SL2 requirements for secure boot and runtime attestation. |
| Peripherals | 2× FDCAN, 12× U(S)ART, 4× I2C, 2× SAI, 2× ADC (5 Msps), 2× DAC, Octo-SPI, USB Type-C®/PD - enables full-stack industrial connectivity with analog sensing and power delivery control. |
| Power Management | 1.71–3.6 V supply, embedded LDO or external SMPS support, Sleep/Stop/Standby modes - achieves sub-μA RTC+backup SRAM retention in battery-backed systems. |
| Package | LQFP176 (24 × 24 mm), 176-pin, 0.5 mm pitch - compatible with standard reflow processes and supports high I/O count with 140 fast 5 V-tolerant GPIOs. |
Pinout & Package
LQFP176 package (24 × 24 mm, 0.5 mm pitch) with exposed thermal pad; RoHS-compliant, ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent voltage domains enable mixed-signal precision and 5 V-tolerant digital I/O interfacing without level shifters. |
| PA0–PA15, PB0–PB15, etc. (140 total) | General-purpose I/O with alternate functions | Most pins support interrupt, timer capture/compare, and multiple AFs (e.g., FDCAN_RX/TX, USART_TX/RX, SPI_MOSI/MISO) - simplifies board routing and peripheral multiplexing. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; accepts 1.65–5.5 V logic - ensures robust recovery from brown-out or watchdog timeout. |
| BOOT0 | Boot mode selection | High at power-up selects system memory boot (for DFU); controlled via external resistor or MCU GPIO - enables field firmware recovery without debugger. |
| VREF+ | Analog reference input | External 1.2–3.6 V reference for ADC/DAC calibration - improves measurement accuracy across temperature and supply variation. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-aware peripherals | All major peripherals (GPIO, UART, SPI, ADC, timers) are configurable as secure or non-secure - enforces hardware-enforced privilege separation for secure bootloader and RTOS partitions. |
| Secure Firmware Installation (SFI) | Hardware-accelerated signature verification using ECDSA P-256 - validates firmware authenticity before loading into flash, preventing unauthorized code execution. |
| CORDIC + FMAC accelerators | CORDIC computes sin/cos/tan/arctan in ≤12 cycles; FMAC executes 32-tap FIR filter in one cycle - reduces motor control loop latency by >60% vs. software-only implementation. |
| Dual-bank flash with RWW | Bank A executes while Bank B erases/writes - enables zero-downtime firmware updates in safety-critical applications like PLCs and medical devices. |
| Octo-SPI interface | Supports x8 DDR protocol up to 133 MHz, serial PSRAM/NOR, HyperFlash - replaces parallel NOR/SDRAM with 40% smaller PCB footprint and lower EMI. |
Applications
| Industrial PLC Controller | Secure Edge Gateway |
|---|---|
Use Scenario: Programmable logic controller managing distributed I/O, motion control, and HMI communication in factory automation. IC Role / Device Role / Timing Role: Main application processor executing real-time control tasks, hosting secure Modbus TCP stack, and managing dual CAN FD fieldbus interfaces. Use Value: Dual FDCAN with time-triggered communication, 250 MHz deterministic execution, and TrustZone-protected firmware prevent unauthorized configuration changes and ensure SIL-2 compliance. | Use Scenario: Field-deployed gateway aggregating sensor data from legacy RS-485 networks and forwarding to cloud via TLS-secured Ethernet/USB-C PD. IC Role / Device Role / Timing Role: Secure host MCU performing authenticated TLS handshake, encrypted data buffering in ECC-protected SRAM, and USB-C PD negotiation for auxiliary power delivery. Use Value: Hardware TRNG + HASH + ECDSA enables FIPS 140-3 Level 1 cryptographic operations; integrated SMPS reduces external BOM count by eliminating discrete DC-DC converters. |
| Medical Diagnostic Device | Smart Energy Meter |
Use Scenario: Portable ultrasound or ECG analyzer requiring low-noise analog front-end, real-time DSP, and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Signal processing hub acquiring 12-bit ADC data at 5 Msps, applying CORDIC-based beamforming, and encrypting patient records before SD card storage. Use Value: Dual 12-bit ADCs with simultaneous sampling, on-chip FMAC for real-time filtering, and secure OTP storage for private keys meet FDA Class II device cybersecurity guidance. | Use Scenario: Revenue-grade electricity meter with anti-tamper detection, metrology calculations, and DLMS/COSEM over PLC or RF mesh. IC Role / Device Role / Timing Role: Metrology controller running IEC 62056-compliant firmware, monitoring active tampers (case open, magnetic field), and logging tamper events in backup SRAM. Use Value: Active tampers with dedicated interrupt lines, 32 backup registers retained on VBAT, and secure debug lockdown prevent physical and logical meter fraud per EN 13757-3. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H563VIT6 | Same core, flash, RAM, and peripherals; adds Ethernet MAC with DMA - requires additional magnetics and PHY layout. | Required for wired industrial Ethernet (PROFINET, EtherNet/IP) integration; not needed for CAN/USB-only topologies. | Select when native 10/100 Mbps Ethernet is mandatory; otherwise STM32H562IIT6 reduces BOM cost and PCB area. |
| NXP i.MX RT1187CVM8B | Arm Cortex-M7 + M33 dual-core; higher 1 GHz M7 performance but no TrustZone on M33; lacks octo-SPI and USB-C PD controller. | Better for asymmetric compute (M7 for AI inference, M33 for secure boot); weaker on serial memory expansion and power delivery control. | Choose for ML-at-edge workloads; avoid if secure OTA via octo-SPI PSRAM or USB-C PD negotiation is required. |
Compared with STM32H563VIT6, the STM32H562IIT6 saves $1.20/unit and eliminates Ethernet magnetics, while retaining identical security, math acceleration, and serial memory capabilities. Against i.MX RT1187, it delivers superior integrated security primitives and power delivery control at lower thermal density.
Availability
STM32H562IIT6 is available at Aetrix Electronics and suitable for industrial PLCs, secure edge gateways, medical diagnostic instruments, and smart energy meters requiring stable component supply across multi-year production cycles.
Supply support for STM32H562IIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32H5 series targets high-assurance embedded applications demanding hardware-enforced security, real-time determinism, and energy efficiency - specifically engineered for industrial control, medical devices, and infrastructure where certification (IEC 62443, UL 60730) is mandatory.
FAQ
What is the maximum operating frequency and associated DMIPS rating of the STM32H562IIT6?
The STM32H562IIT6 operates at up to 250 MHz with an Arm Cortex-M33 core, achieving 375 DMIPS (Dhrystone 2.1). This performance is sustained across industrial temperature ranges (–40°C to +105°C) with ART Accelerator enabling zero-wait-state execution from embedded flash memory.
Does the STM32H562IIT6 support secure over-the-air (OTA) firmware updates?
Yes. It supports secure OTA via dual-bank flash with read-while-write capability, hardware-accelerated ECDSA signature verification (SFI), and TrustZone-isolated update handlers. Firmware images must be signed with a private key whose public counterpart is stored in secure OTP, ensuring only authorized updates execute.
Which package variant does the STM32H562IIT6 use, and what are its thermal characteristics?
The STM32H562IIT6 uses the LQFP176 package (24 × 24 mm, 0.5 mm pitch) with exposed thermal pad. Its θJA is 26.5°C/W under JEDEC JESD51-7 conditions (4-layer board, 2 oz copper), supporting continuous 250 MHz operation up to +105°C ambient with standard forced convection.
Can the STM32H562IIT6 interface directly with external SDRAM or PSRAM, and which controller handles this?
Yes. The Flexible Memory Controller (FMC) supports external SDRAM/LPSDR SDRAM, PSRAM, NOR/NAND, and FRAM with up to 16-bit data bus width. For serial PSRAM/NOR, the Octo-SPI interface provides x8 DDR operation up to 133 MHz - both controllers are TrustZone-aware and configurable as secure peripherals.
STM32H562IIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H562IIT6 FAQ
1.How can I place an order for STM32H562IIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H562IIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H562IIT6 reliable?
The price and inventory of STM32H562IIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H562IIT6 is usually 5 days.
3.What payment methods are accepted for STM32H562IIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H562IIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H562IIT6?
STM32H562IIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H562IIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H562IIT6?
For technical support, including STM32H562IIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H562IIT6 requirements.
6.How does Aetrix verify that STM32H562IIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H562IIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H562IIT6 meets industry standards.
7.What is the process for return or replacement of STM32H562IIT6?
All STM32H562IIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H562IIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H562IIT6 part is unused and in its original packaging.
Return procedure for STM32H562IIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H562IIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

