My Inquiry
My Account
STMicroelectronics STM32H562RGT6
- Part No.:
- STM32H562RGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32H562RGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,410
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H562RGT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M33 microcontroller with TrustZone® security, 250 MHz max clock, 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-enabled SRAM2/SRAM3), and integrated CORDIC/FMAC math accelerators. It targets secure industrial control, IoT edge nodes, and automotive body electronics requiring real-time deterministic execution, cryptographic integrity, and low-power operation.
For engineers reviewing the STM32H562RGT6 datasheet, STM32H562RGT6 pinout, STM32H562RGT6 application, or STM32H562RGT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual DMA controllers for offloading, 12-bit ADCs at 5 Msps, FDCAN/USB Type-C®/Ethernet MAC interfaces, and LQFP64 package compatibility with legacy STM32H7 footprint constraints.
Technical Context
The STM32H562RGT6 implements Armv8-M mainline security with configurable SAU regions, enabling hardware-enforced separation of secure/non-secure firmware execution. Its ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to eliminate flash wait states and accelerate external memory access.
It integrates two dual-port GPDMA controllers supporting scatter-gather transfers, plus dedicated accelerators: CORDIC for real-time trigonometric computation and FMAC for high-speed digital filtering. The dual 12-bit ADCs support simultaneous sampling up to 5 Msps with hardware oversampling and analog watchdogs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 250 MHz, 375 DMIPS, with TrustZone®, FPU, and MPU - enables secure, deterministic real-time control with floating-point math acceleration. |
| Memory | 2 Mbyte flash (ECC, dual-bank RWW), 640 Kbyte SRAM (64 Kbyte SRAM2 + 320 Kbyte SRAM3, both with flexible ECC) - supports robust firmware updates and safety-critical data retention. |
| Analog Peripherals | Dual 12-bit ADCs (5 Msps total), dual-channel 12-bit DAC, digital temperature sensor (NIST SP800-90B compliant) - enables high-fidelity sensor fusion and closed-loop analog control. |
| Security | TrustZone® with 8 SAU regions, HASH/ECDSA/PKA accelerators, SFI, active tampers, 96-bit unique ID - provides certified secure boot, firmware attestation, and runtime tamper detection. |
| Communication | 2× FDCAN, 12× U(S)ART (incl. LPUART), 4× I2C (Fm+), 1× I3C, 6× SPI, 2× SAI, 1× Ethernet MAC, 1× USB 2.0 FS, 1× UCPD - supports multi-protocol industrial networking and secure device-to-cloud connectivity. |
| Power & Timing | 1.71–3.6 V supply, SMPS/LDO regulator, Sleep/Stop/Standby modes, 32-kHz RTC with VBAT backup - delivers <5 µA Stop mode current and precise timekeeping in battery-backed systems. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count: 64 leads. RoHS-compliant ECOPACK2 packaging.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (VDD), analog (VDDA), and I/O (VDDIO2) enable noise isolation and mixed-signal integrity. |
| VSS, VSSA | Ground returns | Dedicated analog ground (VSSA) minimizes coupling into ADC/DAC reference paths. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 140 fast GPIOs (most 5 V-tolerant); ten support independent 1.08 V supply for ultra-low-voltage interface compatibility. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and debug-initiated system recovery. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); critical for secure firmware update and factory programming sequences. |
| OSC_IN / OSC_OUT | External crystal oscillator terminals | Supports 4–50 MHz HSE crystal for precise clock generation; required for USB/ETH timing accuracy and FDCAN bit-rate stability. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator with ICACHE/DCACHE | Enables zero-wait-state execution from flash and external memories - eliminates CPU stalls during code fetch and data streaming. |
| CORDIC & FMAC coprocessors | Offloads trigonometric (sin/cos/tan) and FIR/IIR filter computations from CPU - reduces latency by >90% vs. software-only implementation. |
| Flexible memory controller (FMC) | Supports SRAM, PSRAM, SDRAM/LPSDR, FRAM, NOR/NAND - allows direct attachment of external display buffers or high-capacity data loggers. |
| Octo-SPI interface | Single-pin-count interface for serial PSRAM/NAND/NOR, HyperRAM/Flash - replaces parallel memory buses while maintaining >100 MB/s throughput. |
| Secure debug authentication | Requires cryptographic challenge-response before SWD/JTAG access - prevents unauthorized firmware extraction or reverse engineering. |
Applications
| Industrial PLC Controller | Secure IoT Gateway |
|---|---|
Use Scenario: Real-time motion control in compact programmable logic controllers with fieldbus coexistence (CANopen, Modbus TCP). IC Role / Device Role / Timing Role: Central deterministic scheduler executing safety-monitored ladder logic, managing dual FDCAN buses, and driving PWM outputs via advanced timers. Use Value: 250 MHz Cortex-M33 + dual GPDMA ensures sub-100 µs I/O scan cycles; TrustZone isolates safety firmware from communication stacks. |
Use Scenario: Edge node aggregating BLE/Zigbee sensor data and forwarding via TLS-secured Ethernet/USB-C to cloud infrastructure. IC Role / Device Role / Timing Role: Secure root-of-trust anchor performing certificate validation, encrypted OTA updates, and hardware-accelerated AES/SHA hashing. Use Value: PKA/ECDSA/HASH accelerators cut crypto overhead by 70%; UCPD controller enables USB-C power negotiation without external PMIC. |
| Automotive Body Control Module | Medical Diagnostic Handheld |
Use Scenario: Centralized lighting, window lift, and door lock control with LIN/UART diagnostics and CAN FD communication to ECU network. IC Role / Device Role / Timing Role: Fault-tolerant MCU managing 12+ PWM-driven LED drivers, monitoring hall-effect sensors, and enforcing ASIL-B functional safety via lockstep peripherals. Use Value: Dual 12-bit ADCs sample current/voltage feedback at 5 Msps for real-time motor stall detection; ECC RAM prevents silent data corruption in safety-critical variables. |
Use Scenario: Portable ultrasound or ECG device requiring low-noise analog front-end, battery longevity, and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Signal processor acquiring analog biosignals via precision ADCs, applying CORDIC-based beamforming, and storing encrypted waveform data in SRAM3. Use Value: Digital temperature sensor (±1.5°C accuracy) compensates ADC gain drift; 4 Kbyte backup SRAM retains calibration coefficients across deep sleep cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VI | No TrustZone®; uses Cortex-M7 (dual-issue, no SAU); 1 Mbyte flash, 1 Mbyte RAM; lacks FMAC/CORDIC; single DMA | Suitable for non-security-critical high-performance compute (e.g., motor control), but cannot meet PSA Level 3 or Common Criteria EAL4+ requirements | Select when cryptographic isolation is unnecessary and raw DSP throughput outweighs security certification needs. |
| NXP i.MX RT1176 | Cortex-M7 + Cortex-M4 dual-core; 1 Mbyte on-chip RAM; no embedded flash; requires external QSPI; lacks integrated FDCAN/UCPD | Better for multimedia-rich HMI with GPU offload, but adds BOM cost/complexity for external memory and fails to integrate automotive-grade CAN FD/USB-C natively | Prefer when dual-core asymmetric processing (e.g., M7 for UI, M4 for real-time control) justifies external flash dependency and higher PCB layer count. |
Compared with STM32H562RGT6, the STM32H753VI trades hardware security for higher single-thread compute density, while the i.MX RT1176 offers dual-core flexibility at the cost of external memory reliance and missing automotive interface integration - making the H562RGT6 optimal for certified secure, self-contained edge nodes.
Availability
STM32H562RGT6 is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing lines.
Supply support for STM32H562RGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs - with over 40 years of embedded systems expertise.
The STM32H5 series is ST's flagship secure MCU line designed for PSA Certified Level 3 and IEC 62443-3-3 compliance, targeting applications where firmware integrity, side-channel resistance, and hardware-rooted trust are non-negotiable.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32H562RGT6 operates at up to 250 MHz, delivering 375 DMIPS (Dhrystone 2.1) and 1023 CoreMark®. This performance is sustained across voltage (1.71–3.6 V) and temperature (–40°C to +125°C) ranges, validated per DS14258 Rev 6 Section 5.3.1.
Does the device support secure firmware updates out of the box?
Yes - it includes Secure Firmware Installation (SFI) and TrustZone-aware bootloader with TF-M (Trusted Firmware-M) support. Firmware images are cryptographically verified using ECDSA signatures and HASH acceleration before execution in secure world.
How many independent ADC instances does the STM32H562RGT6 integrate?
It integrates two independent 12-bit ADCs (ADC1 and ADC2), each supporting up to 16 channels, simultaneous sampling, hardware oversampling (up to 256×), and analog watchdogs - documented in DS14258 Section 3.24 and Table 5.
Is the LQFP64 package pin-compatible with prior STM32 families?
No - while the LQFP64 footprint (10 × 10 mm, 0.5 mm pitch) matches physical dimensions of STM32F4/F7/H7 LQFP64 variants, pin functions differ significantly due to added peripherals (FDCAN, UCPD, Octo-SPI) and TrustZone signal routing (e.g., TZEN, NS, NSEC). Migration requires full schematic and layout revision.
STM32H562RGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H562RGT6 FAQ
1.How can I place an order for STM32H562RGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H562RGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H562RGT6 reliable?
The price and inventory of STM32H562RGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H562RGT6 is usually 5 days.
3.What payment methods are accepted for STM32H562RGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H562RGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H562RGT6?
STM32H562RGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H562RGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H562RGT6?
For technical support, including STM32H562RGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H562RGT6 requirements.
6.How does Aetrix verify that STM32H562RGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H562RGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H562RGT6 meets industry standards.
7.What is the process for return or replacement of STM32H562RGT6?
All STM32H562RGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H562RGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H562RGT6 part is unused and in its original packaging.
Return procedure for STM32H562RGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H562RGT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
