My Inquiry
My Account
STMicroelectronics STM32H562RIT6TR
- Part No.:
- STM32H562RIT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32H562RIT6TR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H562RIT6TR from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and hardware crypto engines (HASH, PKA, RNG). It targets secure industrial control, IoT edge nodes, and smart metering systems requiring certified firmware integrity and real-time deterministic execution.
For engineers reviewing the STM32H562RIT6TR datasheet, STM32H562RIT6TR pinout, STM32H562RIT6TR application, or STM32H562RIT6TR equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank read-while-write flash for seamless OTA updates, 1.71–3.6 V supply range with SMPS support, and verified 5 Msps ADC performance in 12-bit mode - all validated for functional safety and secure boot workflows.
Technical Context
The STM32H562RIT6TR implements an Armv8-M mainline architecture with configurable SAU regions enabling fine-grained memory and peripheral security partitioning. Its dual GPDMA controllers offload CPU bandwidth for concurrent high-throughput transfers across Octo-SPI, FMC, and USB interfaces while maintaining TrustZone-aware data path integrity.
It features two independent 12-bit ADCs (up to 5 Msps aggregate) with hardware oversampling and calibration, plus a dual-channel 12-bit DAC. The embedded ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache - both validated for zero-wait-state execution from internal flash and external PSRAM/SDRAM via FMC or Octo-SPI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure RTOS partitioning and floating-point-intensive control loops. |
| Flash Memory | 2 Mbyte with ECC, dual-bank RWW - supports atomic firmware updates without application interruption. |
| SRAM | 640 Kbyte total: 64-Kbyte SRAM2 (ECC), 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - preserves critical state during ultra-low-power Stop modes. |
| Analog Peripherals | Two 12-bit ADCs (5 Msps combined), one dual-channel 12-bit DAC, digital temperature sensor (NIST SP800-90B compliant) - enables precision sensor fusion and closed-loop analog control. |
| Security Features | TrustZone + GTZC, 8 SAU regions, SFI, ECDSA verification, 96-bit UID, active tampers - meets PSA Certified Level 3 and IEC 62443-3-3 requirements. |
| Communication Interfaces | 2× FDCAN, 12× U(S)ART (incl. LPUART), 4× I²C Fm+, 1× I³C, 6× SPI/I²S, 2× SAI, 1× Ethernet MAC, 1× USB FS host/device, 1× UCPD - supports multi-protocol industrial gateways and automotive diagnostics. |
| Math Acceleration | CORDIC (trig/log/exp), FMAC (filtering), PKA (RSA/ECC) - reduces CPU load for motor control, signal processing, and public-key cryptography by >70% vs. software-only implementation. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count: 64 leads. RoHS-compliant, ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground | Dedicated analog/digital domains ensure noise isolation for ADC/DAC operation; VDDA must be ≥ VDD for valid analog performance. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external push-button or supervisor IC assertion. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash - used for field firmware recovery. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 140 fast I/Os; most 5 V-tolerant; 10 I/Os support independent 1.08–3.6 V supply for mixed-voltage interfacing. |
| PC13–PC15 | RTC/LSE interface | Connects to 32.768 kHz crystal; PC14/PC15 are dedicated LSE pins with built-in load capacitors (12.5 pF). |
| PA9/PA10, PB14/PB15 | USB D+/D− | Full-speed USB 2.0 transceiver with integrated PHY - requires no external termination resistors. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot & Firmware Upgrade | Hardware-enforced SFI flow with TF-M integration ensures only cryptographically signed images execute - prevents unauthorized firmware injection. |
| Low-Power Operation | Stop mode current < 1.5 µA with 64-Kbyte SRAM retention and RTC running - enables battery-powered edge sensors with >10-year shelf life. |
| External Memory Support | Flexible FMC supports NOR/NAND/PSRAM/SDRAM up to 16-bit bus width; Octo-SPI handles HyperRAM/serial NAND at up to 133 MHz - expands code/data space beyond on-chip limits. |
| Real-Time Determinism | 18× 16-bit timers (6 low-power), 2× 32-bit timers with quadrature encoder input, dual watchdogs - guarantees sub-microsecond response for motor control and PLC timing. |
| Debug Security | Authenticated SWD/JTAG access with flexible lifecycle states (Secure/Development/Production) - blocks debug access unless authorized via secure certificate chain. |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
Use Scenario: Real-time logic execution, analog sensor acquisition (voltage/current), and CAN-based fieldbus communication in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: Main application processor with deterministic timer-triggered ADC sampling, dual FDCAN for device-level networking, and TrustZone-isolated secure boot loader. Use Value: Dual-bank flash enables zero-downtime firmware updates during runtime; 5 Msps ADC resolves harmonics up to 40th order for Class 0.2 accuracy compliance. |
Use Scenario: Revenue-grade energy measurement with tamper detection, secure over-the-air tariff updates, and HPLC/RF mesh communication. IC Role / Device Role / Timing Role: Secure metering SoC managing metrology ADCs, cryptographic signing of consumption logs, and isolated secure storage of billing keys. Use Value: Active tampers + secure debug disable prevent physical probing attacks; HASH/PKA accelerators reduce signature generation time to < 15 ms per log entry. |
| IoT Edge Gateway | Medical Sensor Hub |
Use Scenario: Protocol translation between BLE/Wi-Fi (via external module) and industrial fieldbuses (FDCAN, RS-485 via UART), with local AI inference offload. IC Role / Device Role / Timing Role: Central protocol bridge with hardware-accelerated TLS handshake (via PKA), secure credential storage, and low-latency UART-to-FDCAN bridging. Use Value: CORDIC/FMAC enable real-time FFT and FIR filtering for vibration analysis; UCPD supports USB-C power negotiation for portable gateway charging. |
Use Scenario: Multi-sensor patient monitoring (ECG, SpO₂, temperature) with encrypted data logging and Bluetooth LE telemetry to clinical systems. IC Role / Device Role / Timing Role: Safety-critical data acquisition unit with medical-grade ADC linearity (< ±1 LSB INL), isolated backup SRAM for crash dump preservation, and secure firmware update rollback protection. Use Value: 64-Kbyte ECC-protected SRAM2 retains waveform buffers during brownout; digital temperature sensor meets ISO 80601-2-61 accuracy requirements (±0.1 °C in 35–41 °C range). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H563VIT6 | LQFP100 package (100-pin), adds Ethernet MAC, second USB port, and 24 additional GPIOs - no change in core/peripheral specs or security features. | Required when Ethernet connectivity or >64 GPIOs are needed; footprint incompatible with LQFP64 PCB layout. | Select if board design accommodates larger package and requires wired network interface or expanded I/O count. |
| NXP i.MX RT1187CVM8B | Arm Cortex-M7 + M33 dual-core, 1.5 GHz M7, no TrustZone on M33, different crypto IP (CAAM vs. HASH/PKA), 1.8 V I/O voltage only. | Better raw DSP throughput but lacks certified secure boot stack and dual-bank RWW flash - higher integration effort for PSA Level 3 compliance. | Prefer only when legacy NXP toolchain familiarity or extreme compute density outweighs ST's out-of-box security certification and flash update simplicity. |
Compared with STM32H563VIT6, the STM32H562RIT6TR trades pin count and Ethernet for compact LQFP64 form factor and lower BOM cost; versus i.MX RT1187, it delivers faster time-to-certification for secure IoT deployments due to pre-validated TF-M integration and simpler dual-core trust model.
Availability
STM32H562RIT6TR is available at Aetrix Electronics and suitable for industrial automation, smart grid infrastructure, and medical sensor hubs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for regulated environments.
Supply support for STM32H562RIT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H5 series is ST's flagship high-security MCU product line, engineered specifically for applications demanding PSA Certified Level 3, IEC 62443-3-3, and Common Criteria EAL4+ compliance - with hardware-rooted trust, certified secure firmware installation, and robust anti-tamper mechanisms.
FAQ
What is the maximum operating frequency and DMIPS rating of the STM32H562RIT6TR?
The STM32H562RIT6TR operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1), measured with ART Accelerator enabled and zero-wait-state flash execution. This performance is sustained across the full industrial temperature range (–40 °C to +105 °C) under 1.71–3.6 V supply conditions, as verified in DS14258 Rev 6 Section 5.3.1.
Does the STM32H562RIT6TR support true hardware random number generation?
Yes - it integrates a NIST SP800-90B compliant True Random Number Generator (RNG) with entropy source validation and health testing. Output passes FIPS 140-3 statistical tests, and the RNG is accessible via TrustZone-secured peripheral interface with hardware-enforced access control, as specified in Section 3.30 of the datasheet.
Can the STM32H562RIT6TR execute code directly from external Octo-SPI memory?
Yes - the Octo-SPI interface supports XIP (execute-in-place) mode with 8-line data bus and up to 133 MHz clock. When configured with appropriate latency settings and cache enabled, instructions fetch directly from serial NOR/flash without CPU intervention, achieving near-internal-flash performance as confirmed in Section 3.22 and Table 19 of DS14258 Rev 6.
What debug interfaces are supported, and how is debug access secured?
The device supports Serial Wire Debug (SWD) and JTAG, both authenticated via secure debug authentication using asymmetric keys stored in OTP. Debug access is gated by the device lifecycle state (Development/Secure/Production); in Production mode, only certificates signed by ST's root CA can unlock debug - enforced by hardware in the Global TrustZone Controller (GTZC), per Section 3.46.1.
STM32H562RIT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32H5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H562RIT6TR FAQ
1.How can I place an order for STM32H562RIT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H562RIT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H562RIT6TR reliable?
The price and inventory of STM32H562RIT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H562RIT6TR is usually 5 days.
3.What payment methods are accepted for STM32H562RIT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H562RIT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H562RIT6TR?
STM32H562RIT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H562RIT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H562RIT6TR?
For technical support, including STM32H562RIT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H562RIT6TR requirements.
6.How does Aetrix verify that STM32H562RIT6TR is sourced from the original manufacturer or authorized distributors?
All STM32H562RIT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H562RIT6TR meets industry standards.
7.What is the process for return or replacement of STM32H562RIT6TR?
All STM32H562RIT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H562RIT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H562RIT6TR part is unused and in its original packaging.
Return procedure for STM32H562RIT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H562RIT6TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
