STMicroelectronics STM32H562VIT6
- Part No.:
- STM32H562VIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H562VIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,862
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H562VIT6 from STMicroelectronics is a high-performance, secure Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2-Mbyte ECC flash, 640-Kbyte SRAM (with configurable ECC), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and hardware security including ECDSA, HASH, and NIST SP800-90B TRNG - deployed in industrial gateways requiring real-time control, encrypted firmware updates, and multi-protocol connectivity.
For engineers reviewing the STM32H562VIT6 datasheet, STM32H562VIT6 pinout, STM32H562VIT6 application, or STM32H562VIT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank flash with read-while-write for seamless OTA updates, 140 5 V-tolerant GPIOs, SMPS/LDO power architecture, and support for Octo-SPI external memory expansion in space-constrained edge nodes.
Technical Context
The STM32H562VIT6 implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral protection. Its dual GPDMA controllers offload CPU during concurrent high-bandwidth transfers across FMC, OCTOSPI, and Ethernet MAC.
It features two independent 12-bit ADCs (5 Msps), one dual-channel 12-bit DAC, and analog peripherals secured via TrustZone-aware calibration and VREFINT monitoring. Clock management includes dual PLLs (main + audio), CRS for USB clock recovery, and flexible oscillator support (HSE 4–50 MHz, LSE 32.768 kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, 250 MHz max - enables secure real-time task partitioning and deterministic floating-point execution. |
| Memory | 2-Mbyte flash (ECC, dual-bank RWW), 640-Kbyte SRAM (64-Kbyte SRAM2 + 320-Kbyte SRAM3 with flexible ECC) - supports atomic firmware updates and safety-critical data retention. |
| Security | TrustZone®, 8 SAU regions, SFI, ECDSA verification, HASH accelerator, 96-bit UID, active tampers - meets IEC 62443-3-3 SL2 requirements for secure boot and runtime attestation. |
| Peripherals | 2× FDCAN, 12× USART/LPUART, 4× I²C, 1× I³C, 6× SPI, 2× SAI, 1× Ethernet MAC, 1× UCPD, 1× DCMI - enables industrial IoT node with CAN FD fieldbus, wireless coexistence, and camera-based HMI. |
| Power & Timing | 1.71–3.6 V supply, SMPS/LDO regulator, 18× low-power timers (6 active in Stop mode), 32-kHz RTC with VBAT backup - achieves sub-μA standby with fast wake-up for battery-backed edge sensors. |
| Math Acceleration | CORDIC (trig/log/exp), FMAC (filtering), ART cache (8-Kbyte I-cache, 4-Kbyte D-cache) - reduces CPU load for motor control loops and sensor fusion algorithms by >40% vs. software-only implementation. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads; thermally enhanced for sustained 250 MHz operation in industrial ambient (–40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent rails enable mixed-signal integrity: VDDA powers ADC/DAC with dedicated filtering; VDDIO2 supports 1.08–3.6 V I/O voltage scaling. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O bank | 140 total GPIOs; most 5 V-tolerant; up to 10 support independent VDDIO1 (1.08 V min) for ultra-low-voltage interface to sensors or logic. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external supervisor ICs for system-level fault recovery. |
| BOOT0 | Boot mode selection | Configures primary boot source (system memory, flash, or FMC); TrustZone state (enabled/disabled) determined by TZEN fuse at power-on. |
| VCAP1, VCAP2 | Core voltage decoupling | Two external 2.2-μF ceramic capacitors required per VCAP pin to stabilize SMPS output and ensure reliable 250 MHz core operation. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Firmware Installation (SFI) | Enables authenticated, encrypted firmware loading directly into protected flash without exposing keys or plaintext code in RAM. |
| Dual-bank Flash with RWW | Allows background programming of one bank while executing from the other - essential for zero-downtime field upgrades in medical or automation equipment. |
| Flexible Memory Controller (FMC) | Supports parallel NOR/NAND, PSRAM, SDRAM, and FRAM with 16-bit data bus - extends memory capacity beyond on-chip limits for HMI or data logging buffers. |
| Octo-SPI Interface | Single-pin-count interface for hyperflash/hyperram, serial NAND/NOR, and PSRAM - replaces multiple SPI/QSPI lines, reducing PCB layer count in compact designs. |
| USB Type-C®/PD Controller (UCPD) | Integrates PHY, PD protocol engine, and VBUS monitoring - eliminates external PD controller IC for single-cable power+data+display in portable test equipment. |
Applications
| Industrial Gateway | Smart Energy Meter |
|---|---|
Use Scenario: Edge gateway aggregating Modbus RTU, CAN FD, and LoRaWAN data for cloud telemetry. IC Role / Device Role / Timing Role: Central MCU managing protocol translation, TLS encryption, and scheduled OTA updates via FDCAN and LPUART. Use Value: Dual-bank flash + TrustZone isolation ensures secure firmware update without interrupting fieldbus communication or compromising metering accuracy. | Use Scenario: DIN-rail mounted electricity meter with tamper detection, tariff switching, and remote firmware validation. IC Role / Device Role / Timing Role: Secure metering SoC handling metrology ADC sampling, RTC-based billing, and cryptographic signature verification of update packages. Use Value: Active tampers + 96-bit UID + ECDSA acceleration provide anti-cloning and firmware authenticity - certified for MID Class B compliance. |
| Medical Point-of-Care Device | Automated Test Equipment (ATE) |
Use Scenario: Portable ultrasound console requiring real-time beamforming, touch HMI, and HIPAA-compliant data export. IC Role / Device Role / Timing Role: Main processor running Linux RTOS, driving SAI audio codec, DCMI image sensor, and USB host for DICOM transfer. Use Value: CORDIC/FMAC accelerators reduce CPU load for FFT-based beamforming; 640-Kbyte SRAM enables local DICOM buffer without external DRAM. | Use Scenario: Rack-mounted ATE platform performing high-speed digital pattern generation and analog stimulus/response measurement. IC Role / Device Role / Timing Role: Timing and control hub synchronizing FPGA I/O, 12-bit DAC stimulus, and dual ADC capture via precise timer-triggered DMA bursts. Use Value: 24 timers (including quadrature encoder inputs) + dual 5 Msps ADCs enable sub-microsecond timing alignment across 32+ channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H563VIT6 | Includes Ethernet MAC + PHY interface; identical core, memory, and security features. | Required for wired industrial Ethernet (IEEE 802.3) integration without external PHY. | Select when native 10/100 Mbps Ethernet is mandatory; otherwise STM32H562VIT6 offers lower BOM cost and same security/performance. |
| NXP i.MX RT1187 | Arm Cortex-M7 + M33 dual-core; no integrated TrustZone-aware peripherals; different crypto IP (CAAM vs. HASH/PKA). | Targets higher-throughput multimedia HMI; lacks SFI and active tamper support for regulated firmware lifecycle. | Choose only if dual-core asymmetric processing (M7 for graphics, M33 for security) is required; STM32H562VIT6 provides tighter TrustZone integration and lower power. |
Compared with STM32H563VIT6, the STM32H562VIT6 omits Ethernet PHY but retains identical security, math acceleration, and peripheral count - making it optimal for CAN/USB/SDIO-based edge nodes where Ethernet adds unnecessary cost and power. Versus i.MX RT1187, it delivers superior out-of-box TrustZone enforcement and certified secure boot without external secure element dependency.
Availability
STM32H562VIT6 is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, medical point-of-care devices, and automated test equipment requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32H562VIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32H5 series targets high-security, high-performance embedded applications - combining Arm TrustZone with ST's proprietary security IP (SFI, active tamper) and math accelerators to address industrial, medical, and infrastructure markets demanding functional safety and cybersecurity certification.
FAQ
What is the maximum operating temperature range for STM32H562VIT6?
The STM32H562VIT6 is qualified for industrial temperature range: –40°C to +105°C ambient. This rating applies to the LQFP100 package variant and is validated per JEDEC JESD22-A108. Operation at 105°C requires adherence to thermal design guidelines in AN5240, including minimum copper pour and VCAP capacitor derating.
Does STM32H562VIT6 support over-the-air (OTA) firmware updates with rollback protection?
Yes. The dual-bank flash architecture with read-while-write capability enables atomic firmware swaps. Combined with Secure Firmware Installation (SFI) and TrustZone-enforced bootloader, it supports signed, encrypted OTA updates with automatic rollback to last known-good image upon signature failure or CRC mismatch - verified per IEC 62443-3-3 Annex F.
Can the CORDIC and FMAC accelerators be used simultaneously with the CPU executing application code?
Yes. Both CORDIC and FMAC operate independently via dedicated AXI buses and support non-blocking operation. They accept command queues from CPU or DMA, allowing concurrent execution of trigonometric calculations (e.g., motor FOC) and FIR/IIR filtering (e.g., sensor noise reduction) without CPU intervention or pipeline stalls.
Is the USB Type-C®/PD controller (UCPD) capable of source-only, sink-only, or dual-role operation?
The UCPD peripheral supports full USB Power Delivery 3.1 specification, including Source, Sink, and Dual-Role Power (DRP) modes. It integrates VBUS discharge, CC line monitoring, and PD message handling - enabling compliant port controller functionality without external PD ICs in portable instrumentation or docking stations.
STM32H562VIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H562VIT6 FAQ
1.How can I place an order for STM32H562VIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H562VIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H562VIT6 reliable?
The price and inventory of STM32H562VIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H562VIT6 is usually 5 days.
3.What payment methods are accepted for STM32H562VIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H562VIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H562VIT6?
STM32H562VIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H562VIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H562VIT6?
For technical support, including STM32H562VIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H562VIT6 requirements.
6.How does Aetrix verify that STM32H562VIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H562VIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H562VIT6 meets industry standards.
7.What is the process for return or replacement of STM32H562VIT6?
All STM32H562VIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H562VIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H562VIT6 part is unused and in its original packaging.
Return procedure for STM32H562VIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H562VIT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

