STMicroelectronics STM32H563IGK6
- Part No.:
- STM32H563IGK6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H563IGK6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H563IGK6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation, featuring 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected banks), CORDIC/FMAC math accelerators, and dual FDCAN interfaces. It targets secure industrial control, IoT edge nodes, and automotive body electronics requiring real-time deterministic execution and firmware integrity.
For engineers reviewing the STM32H563IGK6 datasheet, STM32H563IGK6 pinout, STM32H563IGK6 application, or STM32H563IGK6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, 250 MHz clock stability under voltage scaling, dual-bank flash for seamless OTA updates, and UFBGA176+25 package compatibility with high-density PCB layouts.
Technical Context
The STM32H563IGK6 implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral partitioning, enabling secure boot, authenticated debug, and SFI-based firmware installation. Its dual GPDMA controllers offload CPU bandwidth for concurrent high-throughput data movement across FMC, Octo-SPI, and Ethernet MAC.
It integrates ART Accelerator with 8-Kbyte instruction cache and 4-Kbyte data cache to sustain zero-wait-state execution from flash and external memories, while CORDIC and FMAC coprocessors accelerate trigonometric and FIR/IIR filter computations without CPU intervention-critical for motor control and sensor fusion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU; enables secure real-time task isolation and floating-point math in safety-critical firmware. |
| Max Clock Frequency | 250 MHz; delivers 375 DMIPS and 1023 CoreMark® for deterministic response in closed-loop control systems. |
| Flash Memory | 2 Mbyte with ECC and read-while-write dual-bank architecture; supports atomic firmware updates and data retention over 100K cycles in dedicated data sectors. |
| SRAM | 640 Kbyte total: 64-Kbyte SRAM2 + 320-Kbyte SRAM3 (both with flexible ECC), plus 4-Kbyte backup SRAM for RTC-critical state storage. |
| Security Features | TrustZone-aware peripherals, HASH/ECDSA/RNG accelerators, 96-bit unique ID, active tampers, and secure debug authentication. |
| Communication Interfaces | 2× FDCAN, 12× U(S)ART, 4× I2C, 2× SAI, 2× SDMMC, 1× Ethernet MAC, 1× USB Type-C/USB PD controller (UCPD). |
| Analog Peripherals | 2× 12-bit ADCs (5 Msps), 1× 12-bit dual-channel DAC, digital temperature sensor (NIST SP800-90B compliant), and VREFBUF. |
Pinout & Package
STM32H563IGK6 uses the UFBGA176+25 (10 × 10 mm) package with 176 signal balls plus 25 power/ground balls, optimized for thermal dissipation and high-speed signal integrity in compact industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | 1.71–3.6 V application supply; supports embedded LDO or external SMPS regulation with scalable output for dynamic voltage scaling. |
| VCAP | Core regulator decoupling | Requires external 2.2 µF ceramic capacitor per VCAP pin to stabilize internal SMPS/LDO output and ensure reliable 250 MHz operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with push-button, supervisor IC, or remote reset signaling in ruggedized systems. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash-enables field firmware recovery without debugger. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins supporting authenticated debug access with life-cycle-controlled privilege escalation. |
| PF14/PF15 | FDCAN1 TX/RX | Dedicated differential CAN FD transceiver interface with bit-rate up to 5 Mbps; supports ISO 11898-1 physical layer compliance. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | Eight configurable SAU regions allow hardware-gated access to GPIO, timers, and communication peripherals-preventing unauthorized firmware access to secure assets. |
| Math acceleration engine | CORDIC computes sin/cos/tan/arctan in ≤20 cycles; FMAC executes 32-tap FIR filters in single cycle-reducing motor control loop latency by >40% vs. software-only implementation. |
| Flexible memory controller (FMC) | Supports SRAM, PSRAM, SDRAM/LPSDR, FRAM, NOR/NAND with up to 16-bit bus width-enables local display frame buffer or external code execution in resource-constrained HMI designs. |
| Octo-SPI interface | Single-pin-count interface for hyperRAM, serial NAND/NOR, and Octal Flash with XIP capability-eliminates need for parallel memory buses and reduces PCB layer count. |
| Secure firmware upgrade | TF-M (Trusted Firmware-M) integration with SFI validation ensures cryptographic verification of OTA payloads before flash programming-blocking unsigned or tampered updates. |
Applications
| Industrial PLC Controller | Secure Edge Gateway |
|---|---|
Use Scenario: Programmable logic controller executing ladder logic and motion control loops in factory automation cabinets with ambient temperatures up to 85°C. IC Role / Device Role / Timing Role: Main application processor managing I/O scanning, EtherCAT slave timing, and safety monitoring via dual watchdogs and tamper detection. Use Value: Dual-bank flash enables zero-downtime firmware patching; TrustZone isolates safety-critical runtime from user applications; 250 MHz core sustains 100 µs I/O scan cycles. |
Use Scenario: Cellular-connected gateway aggregating sensor data from BLE/Wi-Fi sub-devices and forwarding to cloud platforms via TLS-secured MQTT. IC Role / Device Role / Timing Role: Secure host MCU handling TLS handshake acceleration (HASH/PKA), encrypted OTA update verification, and time-synchronized packet routing. Use Value: ECDSA signature verification in <5 ms; RNG compliant with NIST SP800-90B for key generation; UCPD interface manages USB-C power negotiation and data tunneling. |
| Automotive Body Control Module | Medical Diagnostic Handheld |
Use Scenario: Central body controller managing door locks, lighting, HVAC, and LIN network gateways in 12 V vehicle electrical systems. IC Role / Device Role / Timing Role: Real-time coordinator with FDCAN for powertrain communication, LIN transceivers for actuator control, and ASIL-B capable fault reporting. Use Value: 640 Kbyte SRAM buffers diagnostic logs during brown-out events; VBAT-supplied backup registers retain fault history across ignition cycles. |
Use Scenario: Portable ultrasound or ECG device requiring low-power acquisition, analog front-end control, and HIPAA-compliant data encryption before wireless transmission. IC Role / Device Role / Timing Role: Signal processing hub interfacing with 12-bit ADCs, driving OLED displays via SAI/FMC, and performing AES-256 encryption using TrustZone-protected memory. Use Value: Dual 12-bit ADCs sample at 5 Msps for Doppler shift analysis; digital temperature sensor validates calibration drift; secure debug prevents firmware extraction during service. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753IIK6 | Lacks TrustZone and SFI; uses Cortex-M7 (no Armv8-M security extensions); 1 Mbyte flash, no FMAC/CORDIC. | Suitable for non-certifiable industrial HMI where security is managed externally; cannot meet PSA Level 3 or IEC 62443 requirements. | Select only if TrustZone, secure boot, or math acceleration are not required-and cost sensitivity outweighs long-term security lifecycle management. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core; includes SECO secure enclave but no native TrustZone; 2 Mbyte flash, no Octo-SPI. | Better suited for asymmetric multiprocessing (e.g., M7 for UI, M4 for real-time control); lacks integrated UCPD and FDCAN. | Prefer when dual-core deterministic scheduling is mandatory and USB-C PD negotiation is handled externally via companion IC. |
Compared with STM32H563IGK6, the STM32H753IIK6 omits hardware-enforced security primitives needed for certified firmware integrity, while the i.MX RT1176AVM8B trades TrustZone simplicity for dual-core complexity and external security co-processing-making STM32H563IGK6 optimal for single-core, PSA-certifiable, high-integration edge nodes.
Availability
STM32H563IGK6 is available at Aetrix Electronics and suitable for industrial PLC controllers, secure edge gateways, and automotive body control modules requiring stable component supply across multi-year production programs.
Supply support for STM32H563IGK6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32H5 series is ST's flagship high-security MCU line built on the Arm Cortex-M33 core, targeting PSA Certified Level 3 and IEC 62443-compliant applications where firmware integrity, side-channel resistance, and secure lifecycle management are mandatory.
FAQ
What is the maximum operating temperature for STM32H563IGK6 in industrial applications?
The STM32H563IGK6 is rated for industrial temperature range (–40 °C to +105 °C) per DS14258 Rev 6 Section 5.3.1. Its UFBGA176+25 package features enhanced thermal pad design and supports derated operation up to 105 °C ambient with proper PCB copper pour and airflow-validated in ST reference designs like B-U585I-IOT02A.
Does STM32H563IGK6 support secure boot from external memory?
No. Secure boot is implemented exclusively from internal flash memory with hardware-verified hash and signature checks via the embedded PKA and HASH accelerators. External memory (FMC/Octo-SPI) may be used for code execution after secure boot completes, but initial vector fetch and root-of-trust validation occur only from protected internal flash sectors.
How many independent clock sources does STM32H563IGK6 integrate?
It integrates six internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI, plus two external oscillator inputs-4–50 MHz HSE and 32.768 kHz LSE-as confirmed in Section 3.12 and Table 12 of DS14258 Rev 6. All are accessible to RCC and configurable for low-power modes or clock redundancy.
Can STM32H563IGK6 drive an RGB LCD panel directly without external controller?
Yes. Its Flexible Memory Controller (FMC) supports 16-bit parallel interface with programmable timing for static RGB panels up to 1024×768 resolution, and it includes dedicated LCD-TFT controller signals (LCD_HSYNC, LCD_VSYNC, LCD_DE) per pin definition Table 14. No external controller is needed for basic display rendering, though GPU acceleration requires external IC.
STM32H563IGK6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H563IGK6 FAQ
1.How can I place an order for STM32H563IGK6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H563IGK6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H563IGK6 reliable?
The price and inventory of STM32H563IGK6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563IGK6 is usually 5 days.
3.What payment methods are accepted for STM32H563IGK6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563IGK6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H563IGK6?
STM32H563IGK6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H563IGK6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H563IGK6?
For technical support, including STM32H563IGK6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563IGK6 requirements.
6.How does Aetrix verify that STM32H563IGK6 is sourced from the original manufacturer or authorized distributors?
All STM32H563IGK6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563IGK6 meets industry standards.
7.What is the process for return or replacement of STM32H563IGK6?
All STM32H563IGK6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563IGK6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H563IGK6 part is unused and in its original packaging.
Return procedure for STM32H563IGK6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H563IGK6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

