My Inquiry
My Account
STMicroelectronics STM32H563RGT6
- Part No.:
- STM32H563RGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32H563RGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,298
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H563RGT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and dual math accelerators (CORDIC + FMAC), operating at up to 250 MHz (375 DMIPS), featuring 2-Mbyte ECC flash, 640-Kbyte SRAM (with flexible ECC), and integrated USB Type-C®/PD controller. It targets secure industrial control, IoT edge nodes, and automotive body electronics requiring real-time deterministic execution and firmware integrity.
For engineers reviewing the STM32H563RGT6 datasheet, STM32H563RGT6 pinout, STM32H563RGT6 application, or STM32H563RGT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual DMA controllers for offloading, 24 timers (including six low-power 16-bit timers active in Stop mode), and hardware-accelerated cryptographic functions (ECDSA, HASH, RNG NIST SP800-90B compliant).
Technical Context
The STM32H563RGT6 implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral protection. Its dual-cache ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution from flash and external memories.
It integrates two independent GPDMA controllers supporting dual-port operation with FIFOs, plus dedicated hardware accelerators: CORDIC for trigonometric computation and FMAC for digital filter operations - both accessible via DMA-triggered execution without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, 250 MHz max frequency (375 DMIPS @ Dhrystone 2.1) |
| Memory | 2-Mbyte embedded flash with ECC and read-while-write; 640-Kbyte SRAM (64-Kbyte SRAM2 + 320-Kbyte SRAM3, both with configurable ECC) |
| Security | TrustZone-aware peripherals, 8 SAU regions, SFI (Secure Firmware Installation), ECDSA signature verification, NIST SP800-90B-compliant TRNG |
| Math Acceleration | CORDIC coprocessor for sin/cos/tan/atan/range reduction; FMAC for FIR/IIR filtering with 32-bit precision and pipelined execution |
| Timers | 24 timers total: 18×16-bit (6 low-power), 2×32-bit with quadrature encoder input, 2 watchdogs (IWDG/WWDG), 2 SysTick |
| Communication | 34 interfaces: 4×I²C Fm+, 1×I³C, 12×U(S)ART/LPUART, 6×SPI (3 with I²S audio class), 2×SAI, 2×FDCAN, 1×Ethernet MAC, 1×USB FS host/device, 1×UCPD |
| Analog | 2×12-bit ADCs (5 Msps), 1×12-bit dual-channel DAC, digital temperature sensor (DTS), analog temp sensor, VREFINT, VBAT monitoring |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin quad flat pack with standard JEDEC footprint and RoHS-compliant ECOPACK2 finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Core (1.71–3.6 V), analog (1.71–3.6 V), and I/O domain (1.71–3.6 V); supports SMPS or LDO regulation |
| VSS, VSSA, VSSIO2 | Ground references | Dedicated analog ground (VSSA), digital ground (VSS), and I/O ground (VSSIO2) for noise isolation |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE7 | General-purpose I/Os | Up to 140 fast I/Os; most 5 V-tolerant; ten support independent 1.08–3.6 V supply for mixed-voltage interfacing |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisor circuits per IEC 61508 |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM); level-sensitive during reset only |
| OSC_IN / OSC_OUT | External crystal oscillator interface | Supports 4–50 MHz HSE crystal; enables precise clock generation for USB, Ethernet, and audio timing |
| VBAT | Backup power supply | Supplies RTC, 32 backup registers, and tamper detection circuitry during main power loss |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | Hardware-gated access to peripherals (e.g., FDCAN, UCPD, AES) based on SAU region configuration and secure/non-secure state |
| Flexible ECC SRAM partitioning | SRAM3 supports per-bank ECC enable/disable; allows trade-off between reliability and memory footprint in safety-critical tasks |
| Octo-SPI with HyperRAM/NOR/NAND support | Single interface replaces parallel NOR/SRAM and serial flash; reduces PCB layer count and BOM cost while maintaining >100 MB/s throughput |
| Low-power timer retention in Stop mode | Six LPTIM instances remain active with sub-microamp current draw, enabling precise wake-up intervals without full CPU restart |
| Secure debug authentication | SWD/JTAG access requires valid certificate chain; debug lock persists across power cycles unless explicitly cleared via secure service call |
Applications
| Industrial PLC Controller | Secure IoT Gateway |
|---|---|
Use Scenario: Real-time motion control loop with fieldbus communication (FDCAN/Ethernet) and encrypted firmware updates over TLS. IC Role / Device Role / Timing Role: Main application processor executing control algorithms, managing secure boot, and orchestrating time-synchronized I/O via 32-bit timers with quadrature encoder input. Use Value: TrustZone isolates control logic from network stack; FMAC accelerates PID filter computation; CORDIC computes inverse kinematics in <1 µs. |
Use Scenario: Edge node aggregating sensor data (ADC/DTS), performing local anomaly detection, and transmitting encrypted payloads via FDCAN/USB-C to cloud gateway. IC Role / Device Role / Timing Role: Secure root-of-trust MCU handling key provisioning, ECDSA signature generation, and secure firmware installation (SFI) for OTA updates. Use Value: NIST SP800-90B TRNG seeds TLS handshakes; 2-Mbyte flash stores signed firmware images; UCPD manages USB-C power negotiation and alternate mode negotiation. |
| Automotive Body Control Module | Medical Diagnostic Handheld |
Use Scenario: Centralized lighting, window lift, and door lock control with ASIL-B functional safety requirements and anti-tamper monitoring. IC Role / Device Role / Timing Role: Safety-monitoring MCU running IEC 61508-certified runtime checks, using tamper detection pins and backup SRAM for fault logging. Use Value: Active tampers detect enclosure breach; 4-Kbyte backup SRAM retains logs during brownout; dual DMA controllers handle CAN and LIN simultaneously without CPU load. |
Use Scenario: Portable ultrasound or ECG device requiring low-noise analog acquisition, battery longevity, and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Signal processing hub acquiring 12-bit ADC data at 5 Msps, applying FIR filters via FMAC, and encrypting results before storage/transmission. Use Value: Analog front-end (VREFINT, VSSA isolation) achieves <1 LSB INL; low-power Stop mode extends battery life to >72 hours; HASH accelerator signs diagnostic reports in hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VIT6 | No TrustZone; Cortex-M7 core (480 MHz), no CORDIC/FMAC; 2-Mbyte flash but no dual-bank RWW; lacks UCPD and I3C | Higher raw compute (CoreMark 2738), but no hardware-enforced security partitioning; suitable for non-certifiable real-time systems | Select when maximum DSP performance is prioritized over certified security architecture and USB-C integration. |
| NXP i.MX RT1176AVM8B | Cortex-M7 + M4 dual-core; no TrustZone on M7; 1-Mbyte flash; includes GPU and display pipeline; lacks FMAC/CORDIC | Targeted at HMI-rich edge devices; supports LVDS display output and audio codec interface; higher power envelope | Choose when GUI rendering, multi-format audio playback, or dual-core asymmetric processing outweighs need for TrustZone-based peripheral isolation. |
Compared with STM32H563RGT6, the STM32H753VIT6 trades hardware security for peak performance, while the i.MX RT1176AVM8B adds multimedia capability at the expense of deterministic low-level peripheral control and math acceleration tailored for industrial signal processing.
Availability
STM32H563RGT6 is available at Aetrix Electronics and suitable for industrial automation, secure IoT gateways, and automotive body electronics requiring stable component supply, long-term lifecycle commitment, and traceable sourcing through ST's qualified manufacturing lines.
Supply support for STM32H563RGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components with ISO 9001 and IATF 16949 certification.
The STM32H5 series is ST's flagship high-security MCU line built on 40 nm process, targeting applications demanding Arm TrustZone, cryptographic acceleration, and functional safety compliance (IEC 61508 SIL2, ISO 26262 ASIL-B ready).
FAQ
What is the maximum operating frequency and associated DMIPS rating?
The STM32H563RGT6 operates at up to 250 MHz, delivering 375 DMIPS (Dhrystone 2.1) and 1023 CoreMark® (4.092 CoreMark®/MHz). This performance is sustained with zero wait states via the 8-Kbyte instruction cache and ART Accelerator, even when executing from internal flash.
Does STM32H563RGT6 support hardware-accelerated cryptography beyond ECDSA and HASH?
Yes - it includes a Public Key Accelerator (PKA) for RSA/ECC modular arithmetic, a True Random Number Generator compliant with NIST SP800-90B, and dedicated AES-128/256 engines. These operate independently of the CPU and are accessible via DMA or interrupt-driven APIs in STM32CubeH5.
How does the dual-cache ART Accelerator improve real-time determinism?
The 8-Kbyte instruction cache eliminates flash access latency for critical code paths, while the 4-Kbyte data cache reduces external memory stalls. Both caches support cache locking and cache-line invalidation via software, ensuring predictable worst-case execution times required for IEC 61508 and ISO 26262 applications.
Can the LQFP64 package support all peripheral functions listed in the datasheet?
No - the LQFP64 variant (RGT6 suffix) has reduced peripheral mapping versus larger packages: it supports only 4×U(S)ART, 2×I²C, 2×SPI, 1×FDCAN, and limited GPIO count (51 usable). Full peripheral availability (e.g., Ethernet MAC, second FDCAN, SAI, PSSI) requires LQFP144 or UFBGA169 packages.
STM32H563RGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H563RGT6 FAQ
1.How can I place an order for STM32H563RGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H563RGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H563RGT6 reliable?
The price and inventory of STM32H563RGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563RGT6 is usually 5 days.
3.What payment methods are accepted for STM32H563RGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563RGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H563RGT6?
STM32H563RGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H563RGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H563RGT6?
For technical support, including STM32H563RGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563RGT6 requirements.
6.How does Aetrix verify that STM32H563RGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H563RGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563RGT6 meets industry standards.
7.What is the process for return or replacement of STM32H563RGT6?
All STM32H563RGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563RGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H563RGT6 part is unused and in its original packaging.
Return procedure for STM32H563RGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H563RGT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
