My Inquiry
My Account
STMicroelectronics STM32H563RIT6
- Part No.:
- STM32H563RIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32H563RIT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,756
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H563RIT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2-Mbyte ECC flash, 640-Kbyte SRAM (with flexible ECC), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and Ethernet MAC. It targets secure industrial gateways requiring real-time control, encrypted firmware updates, and multi-protocol connectivity.
For engineers reviewing the STM32H563RIT6 datasheet, STM32H563RIT6 pinout, STM32H563RIT6 application, or STM32H563RIT6 equivalent, key selection criteria include TrustZone-enabled peripheral isolation, 250 MHz deterministic execution with ART cache, dual-bank flash for seamless OTA updates, 1.71–3.6 V supply range with SMPS support, and LQFP64 package compatibility with legacy STM32H7 layouts.
Technical Context
The STM32H563RIT6 implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral partitioning. Its dual GPDMA controllers offload CPU during concurrent high-bandwidth transfers across Octo-SPI, FMC, and Ethernet.
It features two independent 12-bit ADCs (5 Msps), one dual-channel 12-bit DAC, and hardware-accelerated cryptographic functions including HASH, PKA, ECDSA verification, and NIST SP800-90B-compliant TRNG - all accessible only in secure state when TrustZone is active.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 250 MHz with TrustZone, FPU, MPU, 375 DMIPS - enables deterministic real-time task scheduling and secure/non-secure world separation. |
| Memory | 2-Mbyte flash (ECC, dual-bank RWW), 640-Kbyte SRAM (64-Kbyte SRAM2 + 320-Kbyte SRAM3 with flexible ECC) - supports atomic firmware updates and secure data buffering. |
| Clocks | Internal 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI; external 4–50 MHz HSE, 32.768 kHz LSE - provides precise timing for RTC, USB, and low-power modes. |
| Security | TrustZone with 8 SAU regions, SFI, secure debug authentication, 96-bit UID, active tampers - enforces hardware-rooted device identity and anti-cloning protection. |
| Analog | Two 12-bit ADCs (5 Msps total), one dual-channel 12-bit DAC, digital temperature sensor (DTS), VREFINT - enables high-fidelity sensor fusion and closed-loop analog control. |
| Peripherals | 2× FDCAN, 1× Ethernet MAC, 1× UCPD (USB Type-C/PD), 4× I2C, 12× USART/LPUART, 6× SPI, 2× SAI, Octo-SPI, SDMMC - supports industrial fieldbus bridging and power delivery negotiation. |
| Power | 1.71–3.6 V supply, embedded LDO or external SMPS regulator, Sleep/Stop/Standby modes, 4-Kbyte backup SRAM - ensures operation across wide input ranges and ultra-low-power retention. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count and signal mapping conform to STMicroelectronics' standardized LQFP64 footprint for drop-in layout reuse.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O power supply / ground | Dual-supply domains: VDD powers core/SRAM/flash; VSS provides reference return - requires separate decoupling per ST AN5229 guidelines. |
| VCAP | Core voltage stabilization capacitor node | Connects to 2.2 µF ceramic capacitor to stabilize internal SMPS/LDO output - critical for 250 MHz stability and EMI reduction. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; drives internal POR/PDR - must be pulled high via ≥10 kΩ resistor for reliable boot. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash - used for factory recovery or DFU without debugger. |
| PA13/PA14 | SWDIO/SWCLK debug interface | Serial Wire Debug pins supporting authenticated debug access - secured by TrustZone life-cycle controls and debug authentication keys. |
| PC10/PC11 | FDCAN1_RX/FDCAN1_TX | Differential CAN FD transceiver interface - supports up to 5 Mbps bit rate and ISO 11898-1 physical layer compliance. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | 8-Kbyte instruction cache + 4-Kbyte data cache - eliminates flash wait states and enables zero-cycle instruction fetch at 250 MHz. |
| Math Acceleration | CORDIC (trig/log/exp) + FMAC (filtering) co-processors - reduces CPU load by >70% for motor control and signal processing loops. |
| Secure Firmware Upgrade | TF-M compliant SFI with hash-verified image validation - ensures only cryptographically signed firmware executes in secure world. |
| Flexible Memory Interface | FMC supporting SRAM, PSRAM, SDRAM, NOR/NAND, FRAM - enables local high-speed data logging or display frame buffer expansion. |
| Low-Power Timers | Six LPTIMs available in Stop mode with sub-microamp current draw - sustains time-critical wakeups (e.g., sensor polling) without full MCU restart. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
|
Use Scenario: Protocol translation between Modbus RTU field devices and cloud MQTT over Ethernet/USB-C. IC Role / Device Role / Timing Role: Central controller managing dual FDCAN buses, Ethernet MAC, and UCPD negotiation while executing TF-M secure services. Use Value: Hardware-enforced TrustZone isolation prevents fieldbus firmware from accessing cloud credentials stored in secure SRAM2. |
Use Scenario: Tamper-evident asset tracker with GPS, cellular modem, and motion-triggered logging. IC Role / Device Role / Timing Role: Secure host managing crypto operations (ECDSA signing), DTS-based thermal throttling, and LPTIM-driven low-power wakeups. Use Value: Active tamper detection disables secure peripherals and erases keys within 100 ns - meeting IEC 62443-3-3 SL2 requirements. |
| Programmable Logic Controller | USB-C Power Delivery Hub |
|
Use Scenario: Compact PLC with analog I/O expansion, real-time motion control, and EtherCAT slave capability. IC Role / Device Role / Timing Role: Deterministic executor of IEC 61131-3 logic using CORDIC for servo angle computation and FMAC for PID filtering. Use Value: 250 MHz core + ART cache achieves <500 ns jitter on 10 kHz PWM outputs - exceeding PLCopen Motion Control Class 2 timing. |
Use Scenario: Multi-port USB-C docking station negotiating 100 W PD contracts while routing DisplayPort and USB 2.0 data. IC Role / Device Role / Timing Role: UCPD controller managing BMC communication, policy engine, and VCONN switching with hardware CRC and timeout handling. Use Value: Integrated UCPD PHY eliminates external transceiver, reducing BOM cost by $0.42 and PCB area by 28 mm² vs discrete solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753IIK6 | No TrustZone; Cortex-M7 @ 480 MHz; 2-Mbyte flash but no dual-bank RWW; no UCPD or FDCAN | Lacks hardware security partitioning and USB-C PD control - unsuitable for certified secure boot or power negotiation. | Select only if maximum raw performance is prioritized over security certification and modern interface support. |
| NXP i.MX RT1189 | Cortex-M85 @ 1.7 GHz; dual-core; no integrated SMPS; larger BGA package (196-pin) | Higher compute throughput but lacks built-in UCPD and has higher minimum power consumption in Stop mode (12 µA vs 2.5 µA). | Prefer for AI inference edge nodes; avoid when LQFP64 footprint, sub-µA standby, or USB-C PD integration is required. |
Compared with STM32H563RIT6, the STM32H753IIK6 trades security and interface richness for peak clock speed, while the i.MX RT1189 delivers higher compute density at the cost of power efficiency, package size, and integrated USB-C control - making the H563RIT6 optimal for space-constrained, certifiable, and power-aware secure gateways.
Availability
STM32H563RIT6 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, programmable logic controllers, and USB-C PD hubs requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade traceability.
Supply support for STM32H563RIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32H5 series is ST's flagship high-security MCU line targeting applications requiring PSA Certified Level 3, IEC 62443, and Common Criteria EAL4+ compliance - with emphasis on secure boot, runtime attestation, and hardware-enforced privilege separation.
FAQ
What is the maximum operating frequency and associated performance metric for the STM32H563RIT6?
The STM32H563RIT6 operates at up to 250 MHz with an Arm Cortex-M33 core, achieving 375 DMIPS (Dhrystone 2.1) and 1023 CoreMark®. This performance is sustained with zero wait states thanks to its 8-Kbyte instruction cache (ART Accelerator), enabling deterministic real-time execution in safety-critical applications.
Does the STM32H563RIT6 support over-the-air (OTA) firmware updates with rollback protection?
Yes. Its dual-bank flash architecture allows simultaneous read-while-write operation, enabling atomic firmware swaps. Combined with TrustZone-secured SFI and TF-M, it validates signed images before activation and retains a known-good bank for automatic rollback upon failed update - meeting IEC 62443-3-3 secure update requirements.
What are the key differences between the STM32H563RIT6 and earlier STM32H7-series MCUs in terms of security?
Unlike STM32H7 MCUs, the H563RIT6 integrates Armv8-M TrustZone as a silicon-enforced feature - not just software abstraction - with dedicated GTZC, configurable SAU regions, secure debug authentication, and tamper detection circuitry. It also includes SFI, PKA, and ECDSA hardware accelerators absent in H7, enabling PSA Certified Level 3 implementations.
Can the STM32H563RIT6 directly drive a 16-bit parallel LCD interface without external logic?
No. The STM32H563RIT6 does not integrate an LCD-TFT controller or 16-bit parallel RGB interface. It supports camera input (DCMI) and serial displays via SPI/I2C/SAI, but for parallel LCDs, an external display controller or FPGA bridge is required - unlike STM32F4/F7 series which include LTDC peripherals.
STM32H563RIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 53
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H563RIT6 FAQ
1.How can I place an order for STM32H563RIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H563RIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H563RIT6 reliable?
The price and inventory of STM32H563RIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563RIT6 is usually 5 days.
3.What payment methods are accepted for STM32H563RIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563RIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H563RIT6?
STM32H563RIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H563RIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H563RIT6?
For technical support, including STM32H563RIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563RIT6 requirements.
6.How does Aetrix verify that STM32H563RIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H563RIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563RIT6 meets industry standards.
7.What is the process for return or replacement of STM32H563RIT6?
All STM32H563RIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563RIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H563RIT6 part is unused and in its original packaging.
Return procedure for STM32H563RIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H563RIT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
