STMicroelectronics STM32H563VGT6
- Part No.:
- STM32H563VGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32H563VGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,487
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H563VGT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and Ethernet MAC - deployed in industrial gateways requiring secure firmware updates and real-time connectivity.
For engineers reviewing the STM32H563VGT6 datasheet, STM32H563VGT6 pinout, STM32H563VGT6 application, or STM32H563VGT6 equivalent, key selection criteria include TrustZone-enabled peripheral partitioning, dual-bank flash with read-while-write for OTA updates, SMPS/LDO power architecture, 140 I/Os with 5 V tolerance, and hardware-accelerated cryptographic functions (ECDSA, HASH, RNG).
Technical Context
The STM32H563VGT6 implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral isolation. Its dual DMA controllers offload CPU for concurrent high-bandwidth transfers across FMC, Octo-SPI, and Ethernet interfaces.
It features two independent 12-bit ADCs (5 Msps), dual 12-bit DAC channels, and dedicated analog blocks including VREFBUF, DTS, and temperature sensor - all accessible in secure or non-secure domains per TrustZone configuration. The ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to sustain zero-wait-state execution at 250 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, 250 MHz max frequency → enables secure real-time control with floating-point math and memory protection. |
| Flash Memory | 2 Mbyte embedded flash with ECC, dual-bank RWW → supports seamless firmware upgrades without halting execution. |
| SRAM | 640 Kbyte total: 64 Kbyte SRAM2 (ECC), 320 Kbyte SRAM3 (flexible ECC), 4 Kbyte backup SRAM → ensures data integrity and low-power RTC retention. |
| Clocks & Oscillators | 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI, 4–50 MHz HSE, 32.768 kHz LSE → provides precise timing for USB, RTC, and audio subsystems. |
| Security Features | TrustZone®, SFI, ECDSA verification, HASH accelerator, NIST SP800-90B TRNG, 96-bit UID, active tampers → meets IEC 62443-3-3 SL2 requirements for secure boot and runtime attestation. |
| Communication Interfaces | 2× FDCAN, 12× U(S)ART, 4× I²C, 1× I³C, 6× SPI, 2× SAI, 1× Ethernet MAC, 1× USB FS host/device, 1× UCPD → enables multi-protocol industrial edge node connectivity. |
| Analog Peripherals | 2× 12-bit ADC (5 Msps), 2× 12-bit DAC, digital temperature sensor, VREFBUF → supports closed-loop motor control and sensor fusion without external signal chain. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads. Pinout validated per STMicroelectronics DS14258 Rev 6, Section 4.2 (Pin description) and Table 14 (pin/ball definition). Includes dedicated VCAP, VDDA/VSSA, NRST, BOOT0, and multiple VDD/VSS groups for noise isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Separate domains for digital core (1.71–3.6 V), analog (1.71–3.6 V), and I/O (1.71–3.6 V) enable mixed-signal noise immunity and flexible rail sequencing. |
| VCAP1, VCAP2 | Core voltage decoupling | Two dedicated 2.2 µF ceramic capacitor pads for SMPS/LDO output stabilization - mandatory for stable 250 MHz operation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervisor or push-button recovery with glitch filtering. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash - used for field firmware recovery or initial programming. |
| PA13/PA14 | SWD debug interface | Serial Wire Debug (SWD) pins with dedicated trace capability - enables authenticated debug access under TrustZone life cycle control. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-aware peripherals | All major peripherals (GPIO, UART, SPI, FDCAN, ETH, UCPD) support secure/non-secure attribute mapping via GTZC - enabling hardware-enforced domain separation. |
| Math acceleration | CORDIC coprocessor (sin/cos/tan/log/exp) + FMAC (filtering, FFT prep) reduce CPU load by >70% in motor control and sensor processing workloads. |
| Flexible power architecture | Integrated SMPS or LDO with scalable output (0.8–1.2 V) and dynamic voltage scaling - achieves 42 µA/MHz in Run mode and 1.8 µA in Standby with RTC. |
| Secure firmware installation (SFI) | Hardware-verified signature check during boot using PKA and HASH accelerators - prevents unauthorized code execution without software intervention. |
| Octo-SPI interface | Single 8-line interface supporting HyperRAM, serial NOR/NAND, PSRAM in x1/x2/x4/x8 modes - replaces parallel memory buses while maintaining >200 MB/s throughput. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus RTU, CANopen, and MQTT over Ethernet/Wi-Fi in factory automation. IC Role / Device Role / Timing Role: Central MCU managing dual FDCAN buses, Ethernet MAC, multiple UARTs, and secure TLS stack via hardware crypto accelerators. Use Value: TrustZone isolates protocol stacks and OTA update logic; dual-bank flash enables atomic firmware swaps without downtime. |
Use Scenario: Tamper-resistant sensor aggregator in smart metering with encrypted data logging and remote firmware validation. IC Role / Device Role / Timing Role: Secure host processor executing TF-M-based PSA Certified firmware, interfacing to isolated ADC/DAC and tamper-detection GPIOs. Use Value: Active tampers + secure debug authentication prevent physical probing; ECDSA/HASH accelerate certificate verification in <100 ms. |
| Programmable Logic Controller (PLC) | HMI Controller |
Use Scenario: Real-time I/O scanning and ladder logic execution with deterministic response under 1 ms cycle time. IC Role / Device Role / Timing Role: High-integrity control engine using low-power timers in Stop mode, fast GPIOs with interrupt capability, and CORDIC for motion profiling. Use Value: 140 5 V-tolerant I/Os simplify field wiring; 18× 16-bit timers with quadrature encoder input support multi-axis servo coordination. |
Use Scenario: Touch-enabled display controller with audio feedback, camera interface, and local storage via SDMMC or Octo-SPI. IC Role / Device Role / Timing Role: Multimedia hub integrating SAI for stereo audio, DCMI for QR/barcode capture, and parallel slave interface for legacy displays. Use Value: Dual SAI interfaces drive simultaneous audio playback and recording; 16-bit PSSI supports legacy TFT panels without external bridge ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VI | No TrustZone, no SFI, no UCPD; 480 MHz Cortex-M7, 2 Mbyte flash, 1 Mbyte RAM; lacks FMAC/CORDIC but adds DCache/L2 cache. | Suitable for non-security-critical high-throughput applications (e.g., image processing) where cryptographic acceleration is handled externally. | Select when maximum raw performance outweighs hardware-enforced security and USB Type-C PD integration. |
| NXP i.MX RT1176 | Arm Cortex-M7 + M4 dual-core, 1 GHz M7, 1024 KB TCM, no TrustZone on M4; includes SECO secure enclave but requires separate secure boot ROM. | Better for asymmetric multiprocessing (e.g., M7 for UI, M4 for real-time control); lacks integrated UCPD and Octo-SPI. | Choose when dual-core deterministic latency is critical and external secure element is acceptable for root-of-trust. |
Compared with STM32H563VGT6, the STM32H753VI trades hardware security for higher clock speed and cache bandwidth, while the i.MX RT1176 offers dual-core flexibility at the cost of more complex secure boot orchestration and no native USB-C PD controller.
Availability
STM32H563VGT6 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, programmable logic controllers, and HMI controllers requiring stable component supply, long-term lifecycle support, and certified security features.
Supply support for STM32H563VGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32H5 series targets next-generation secure industrial and IoT edge devices, combining Arm TrustZone with ST's proprietary security IP (SFI, GTZC, active tampers) and high-efficiency power architecture for battery-backed and mains-powered applications.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32H563VGT6 operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1), measured with ART Accelerator enabled and zero-wait-state flash execution. This performance level is sustained across ambient temperatures from –40°C to +105°C under 1.71–3.6 V supply conditions.
Does the device support secure boot and firmware updates out of the box?
Yes - it implements Secure Firmware Installation (SFI) with hardware-accelerated ECDSA signature verification and HASH computation. Boot process enforces signed images via immutable ROM bootloader, and dual-bank flash enables atomic, rollback-safe OTA updates without external supervision.
What power supply options does the STM32H563VGT6 support?
It supports both integrated SMPS (step-down converter) and LDO regulator modes. The SMPS offers higher efficiency (up to 92%) and configurable output (0.8–1.2 V), while the LDO provides lower noise for analog circuits. Both support dynamic voltage scaling synchronized with CPU frequency changes.
How many I/O pins are 5 V tolerant, and what is the minimum supply voltage for I/O operation?
Up to 140 I/Os are 5 V tolerant when VDDIO2 ≥ 2.7 V. I/Os can operate down to 1.08 V with independent supply (VDDIO2), enabling direct interfacing with ultra-low-voltage peripherals such as certain sensors and RF modules without level shifters.
STM32H563VGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H563VGT6 FAQ
1.How can I place an order for STM32H563VGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H563VGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H563VGT6 reliable?
The price and inventory of STM32H563VGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563VGT6 is usually 5 days.
3.What payment methods are accepted for STM32H563VGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563VGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H563VGT6?
STM32H563VGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H563VGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H563VGT6?
For technical support, including STM32H563VGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563VGT6 requirements.
6.How does Aetrix verify that STM32H563VGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H563VGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563VGT6 meets industry standards.
7.What is the process for return or replacement of STM32H563VGT6?
All STM32H563VGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563VGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H563VGT6 part is unused and in its original packaging.
Return procedure for STM32H563VGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H563VGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

