Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32H563VIT6TR

Name: STM32H563VIT6TR
Brand: STMicroelectronics
SKU: STM32H563VIT6TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32H563VIT6TR

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 100-LQFP

Datasheet:: STM32H563VIT6TR.pdf

Description:: IC MCU 32BIT 2MB FLASH 100LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,607

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32H563VIT6TR from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 microcontroller with TrustZone®, 250 MHz clock, 2-Mbyte ECC flash, 640-Kbyte SRAM (including ECC-protected SRAM2/SRAM3), and hardware math accelerators (CORDIC, FMAC). It targets secure industrial control, IoT edge nodes, and automotive body electronics requiring real-time deterministic execution, cryptographic integrity, and low-power operation.

For engineers reviewing the STM32H563VIT6TR datasheet, STM32H563VIT6TR pinout, STM32H563VIT6TR application, or STM32H563VIT6TR equivalent, key selection criteria include TrustZone-enforced secure boot, dual DMA controllers for offloading, 24 timers (including six low-power 16-bit timers active in Stop mode), FDCAN/USB Type-C/ETH interfaces, and support for external memory via FMC and Octo-SPI.

Technical Context

The STM32H563VIT6TR implements Armv8-M mainline security with configurable SAU regions, enabling strict isolation between secure and non-secure firmware partitions. Its dual-cache ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache to sustain zero-wait-state execution from flash and external memories.

It integrates two independent GPDMA controllers supporting dual-port operation with FIFOs, plus dedicated accelerators: CORDIC for trigonometric computation and FMAC for digital filter operations. The device supports flexible power management with SMPS/LDO regulation, VBAT-backed RTC, and multiple low-power modes (Sleep, Stop, Standby) with retained SRAM and peripheral context.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure real-time task scheduling and cryptographic isolation.
Flash Memory	2 Mbytes with ECC and read-while-write - ensures code integrity and concurrent firmware update without halting execution.
SRAM	640 Kbytes total: 64-Kbyte SRAM2 (ECC), 320-Kbyte SRAM3 (flexible ECC), 4-Kbyte backup SRAM - supports secure data retention and low-power state preservation.
Math Accelerators	CORDIC + FMAC - reduces CPU load for motor control algorithms and audio filtering by up to 70% vs software-only implementation.
Timers	24 timers: 18×16-bit (6 low-power), 2×32-bit with quadrature encoder input - meets precise motion control and sensor timing requirements.
Communication Interfaces	2×FDCAN, 12×U(S)ART, 4×I2C, 6×SPI, 2×SAI, 1×Ethernet MAC, 1×USB FS, 1×UCPD - enables multi-protocol connectivity in gateway and edge node designs.
Security Features	TrustZone, SFI, HASH, PKA, ECDSA, TRNG (NIST SP800-90B), 96-bit UID, active tampers - satisfies PSA Level 3 and IEC 62443-3-3 compliance needs.

Pinout & Package

LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads; RoHS-compliant, ECOPACK2 certified.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Power supply inputs	1.71–3.6 V digital/analog/io domains; supports independent VDDIO2 down to 1.08 V for interfacing with low-voltage peripherals.
PA0–PA15, PB0–PB15, etc. (up to 140 I/Os)	General-purpose I/Os	Most pins 5 V-tolerant; ten I/Os support independent VDDIO2 supply - enables mixed-voltage system integration without level shifters.
NRST	Active-low reset input	Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button debouncing circuits.
BOOT0	Boot mode selection	Configures primary boot source (system memory, embedded flash, or FMC); used with TZEN bit to define TrustZone-enabled boot flow.
VCAP1, VCAP2	Core voltage decoupling	External 2.2 µF ceramic capacitors required per VCAP pin to stabilize SMPS/LDO output for VCORE domain.

Key Features

Feature	Design Value
TrustZone-aware peripherals	All major peripherals (GPIO, UART, SPI, ADC, timers) are configurable as secure/non-secure - enables fine-grained access control without software overhead.
Secure firmware installation (SFI)	Hardware-verified signature check during boot using ECDSA and PKA - prevents unauthorized firmware loading even if flash is physically accessed.
Flexible external memory controller (FMC)	Supports SRAM, PSRAM, SDRAM/LPSDR, FRAM, NOR/NAND - allows expansion of code/data space beyond on-chip limits while maintaining deterministic latency.
Dual GPDMA controllers	Two independent dual-port DMAs with FIFOs - enables concurrent high-bandwidth transfers (e.g., ADC → SRAM + Ethernet TX → FMC) without CPU intervention.
Octo-SPI interface	Single interface supporting serial PSRAM/NAND/NOR, HyperRAM/Flash frame formats - replaces multiple parallel buses with one high-speed serial link, reducing PCB layer count.

Applications

Industrial PLC Controller

Secure IoT Gateway

Use Scenario: Real-time logic execution, analog/digital I/O scanning, and fieldbus communication in factory automation cabinets.

IC Role / Device Role / Timing Role: Main controller executing cyclic tasks at ≤1 ms intervals; manages FDCAN, multiple UARTs, and 12-bit ADC/DAC for sensor actuator loops.

Use Value: Dual 32-bit timers with quadrature encoder input enable precise motor position tracking; TrustZone isolates safety-critical control firmware from network-facing stacks.

Use Scenario: Edge node aggregating BLE/Zigbee sub-devices, performing local AI inference, and forwarding encrypted telemetry to cloud via Ethernet or USB-C PD.

IC Role / Device Role / Timing Role: Secure host processor running TF-M-based trusted firmware; orchestrates UCPD negotiation, ETH packet routing, and SAI-driven audio preprocessing.

Use Value: Hardware-accelerated HASH/PKA and TRNG meet TLS 1.3 handshake latency targets (<50 ms); 640-Kbyte SRAM accommodates dual OTA image buffers.

Automotive Body Control Module

Medical Diagnostic Handheld

Use Scenario: Centralized lighting, window lift, mirror adjustment, and HVAC control in 12 V vehicle architectures.

IC Role / Device Role / Timing Role: Safety-capable MCU managing LIN/FDCAN clusters, PWM-driven LED drivers, and tamper-detect GPIOs for intrusion monitoring.

Use Value: Active tampers and secure debug authentication prevent unauthorized reprogramming; 100 K-cycle data flash supports lifetime calibration storage.

Use Scenario: Portable ultrasound or ECG device requiring low-noise analog front-end, battery longevity, and HIPAA-compliant data encryption.

IC Role / Device Role / Timing Role: System-on-chip integrating 5 Msps ADC sampling, CORDIC-based beamforming, and AES-256 encryption before SD card storage.

Use Value: 4-Kbyte backup SRAM retains patient session state during battery swaps; 32-bit RTC with VBAT ensures accurate timestamping across power cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-security MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32H753VIT6	No TrustZone; Cortex-M7 @ 480 MHz; 2-Mbyte flash, 1-Mbyte RAM; no FMAC/CORDIC; single DMA	Lacks hardware-enforced security partitioning; higher raw compute but weaker isolation for secure boot/firmware updates	Select when maximum DSP throughput is prioritized over PSA-certifiable security architecture
NXP i.MX RT1176AVM8B	Cortex-M7 + Cortex-M4 dual-core; 1-GHz M7; 2-Mbyte on-chip RAM; no TrustZone (uses SECO); different peripheral set (no FDCAN, no Octo-SPI)	Requires external flash for code storage; SECO provides secure boot but lacks SAU configurability and peripheral-level TrustZone awareness	Select for heterogeneous processing (M7 for ML inference, M4 for real-time control) where external memory bandwidth outweighs TrustZone granularity

Compared with STM32H563VIT6TR, the STM32H753VIT6 offers higher clock speed but no TrustZone enforcement, while the i.MX RT1176AVM8B delivers dual-core flexibility at the cost of peripheral compatibility and TrustZone-aware peripheral configuration.

Availability

STM32H563VIT6TR is available at Aetrix Electronics and suitable for industrial PLC controllers, secure IoT gateways, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and full traceability through ST's qualified manufacturing process.

Supply support for STM32H563VIT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.

The STM32H5 series is ST's flagship high-security MCU line built on the Arm Cortex-M33 core, targeting applications demanding PSA Certified Level 3, IEC 62443-3-3, and ISO/SAE 21434 compliance with integrated cryptographic accelerators and tamper resistance.

FAQ

What is the maximum operating frequency and associated DMIPS performance of the STM32H563VIT6TR?

The STM32H563VIT6TR operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1), achieving 1.5 DMIPS/MHz efficiency. This performance is sustained across all operating voltages (1.71–3.6 V) and ambient temperatures (–40°C to +125°C), validated per DS14258 Rev 6 Section 5.3.1.

Does the STM32H563VIT6TR support external memory interfaces, and which types are compatible?

Yes - it integrates a Flexible Memory Controller (FMC) supporting SRAM, PSRAM, SDRAM/LPSDR, FRAM, and NOR/NAND memories with up to 16-bit data bus width. Additionally, its Octo-SPI interface supports serial PSRAM/NAND/NOR and HyperRAM/Flash in frame formats, enabling scalable memory expansion without additional glue logic.

How does the TrustZone implementation differ between the STM32H563VIT6TR and earlier STM32L5 or H7 series?

The STM32H563VIT6TR implements Armv8-M mainline TrustZone with up to eight configurable SAU regions and TrustZone-aware peripherals (GPIO, UART, ADC, etc.), unlike STM32L5's simplified TrustZone Lite or STM32H7's optional TrustZone add-on. This enables per-peripheral security attribution and runtime reconfiguration without firmware patching.

What are the supported low-power modes, and what peripherals remain active in Stop mode?

The device supports Sleep, Stop, and Standby modes. In Stop mode, six 16-bit low-power timers, RTC, backup SRAM, and selected I/Os retain state and functionality. The 64-Kbyte SRAM2 and 320-Kbyte SRAM3 can be configured for retention, and the VBAT domain powers RTC and 32 backup registers - all verified per DS14258 Rev 6 Section 3.10.

STM32H563VIT6TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 100-LQFP

Series:: STM32H5

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 250MHz

Connectivity:: CANbus, Ethernet, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB

Peripherals:: Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT

Number of I/O:: 80

Program Memory Size:: 2MB (2M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 640K x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 16x12b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32H563VIT6TR FAQ

1.How can I place an order for STM32H563VIT6TR through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32H563VIT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32H563VIT6TR reliable?

The price and inventory of STM32H563VIT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563VIT6TR is usually 5 days.

3.What payment methods are accepted for STM32H563VIT6TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563VIT6TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32H563VIT6TR?

STM32H563VIT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32H563VIT6TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32H563VIT6TR?

For technical support, including STM32H563VIT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563VIT6TR requirements.

6.How does Aetrix verify that STM32H563VIT6TR is sourced from the original manufacturer or authorized distributors?

All STM32H563VIT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563VIT6TR meets industry standards.

7.What is the process for return or replacement of STM32H563VIT6TR?

All STM32H563VIT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563VIT6TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32H563VIT6TR part is unused and in its original packaging.

Return procedure for STM32H563VIT6TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…