STMicroelectronics STM32H563ZGT6
- Part No.:
- STM32H563ZGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H563ZGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H563ZGT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and Ethernet MAC - deployed in industrial gateways requiring secure firmware updates and real-time connectivity.
For engineers reviewing the STM32H563ZGT6 datasheet, STM32H563ZGT6 pinout, STM32H563ZGT6 application, or STM32H563ZGT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank read-while-write flash for OTA updates, SMPS/LDO power architecture, 140 GPIOs (most 5 V-tolerant), and hardware-accelerated crypto (HASH, PKA, ECDSA) for secure boot and firmware installation.
Technical Context
The STM32H563ZGT6 implements Armv8-M security extensions via TrustZone®, enabling strict separation of secure/non-secure execution states with up to eight configurable SAU regions. Its dual GPDMA controllers offload CPU-intensive data movement across peripherals including Octo-SPI, FMC, and Ethernet MAC.
It features two independent cache subsystems: an 8-Kbyte instruction cache (ICACHE) enabling zero-wait-state execution from flash or external memory, and a 4-Kbyte data cache (DCACHE) optimized for external memory access. The ART Accelerator tightly couples with both caches to sustain 250 MHz core performance under real-world code density.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, 250 MHz max - enables secure real-time control with floating-point math and memory protection. |
| Flash Memory | 2 Mbyte embedded flash with ECC and dual-bank RWW - supports seamless firmware updates without application interruption. |
| SRAM | 640 Kbyte total: 64 Kbyte SRAM2 (ECC), 320 Kbyte SRAM3 (flexible ECC), 4 Kbyte backup SRAM - ensures data integrity and low-power retention. |
| Security | TrustZone®, SFI, HASH, PKA, ECDSA, TRNG (NIST SP800-90B), active tampers - meets IEC 62443-3-3 SL2 requirements for secure firmware installation. |
| Peripherals | 2× FDCAN, 1× Ethernet MAC + DMA, 1× UCPD (USB Type-C®/PD), 12× UART/LPUART, 4× I2C, 6× SPI, 2× SAI, Octo-SPI, FMC - targets industrial edge nodes with multi-protocol connectivity. |
| Power Management | 1.71–3.6 V supply; integrated LDO or configurable SMPS; Sleep/Stop/Standby modes; VBAT RTC support - enables battery-backed operation and energy-constrained deployments. |
| Math Acceleration | CORDIC (trig functions) and FMAC (filtering) coprocessors - reduces CPU load for motor control, sensor fusion, and digital signal processing tasks. |
Pinout & Package
LQFP144 (20 × 20 mm) package with 140 user I/O pins, 5 V-tolerant on most pins, and dedicated VCAP, VDDA, VREF+, and tamper inputs. Pin mapping validated per DS14258 Rev 6 Section 4.2 (Pin description) and Table 14 (pin/ball definition).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Core/analog power and ground | Separate analog/digital domains with dedicated decoupling (VCAP required); enables clean ADC/DAC operation at full speed. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 140 fast GPIOs with interrupt capability; most support 5 V tolerance and independent 1.08 V I/O supply - simplifies level-shifting in mixed-voltage systems. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button recovery circuits. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or FMC) at power-on; critical for secure bootloader initialization and field recovery. |
| OSC_IN / OSC_OUT | External crystal oscillator interface | Supports 4–50 MHz HSE crystal; enables precise clock sourcing for USB, Ethernet, and RTC timing compliance. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-aware peripherals | All major peripherals (GPIO, UART, SPI, FDCAN, ETH) are configurable as secure/non-secure - enforces hardware-isolated firmware partitions. |
| Secure Firmware Installation (SFI) | Hardware-verified signature check during boot using ECDSA and PKA - prevents unauthorized firmware execution without software intervention. |
| Flexible memory controller (FMC) | Supports SRAM, PSRAM, SDRAM/LPSDR, FRAM, NOR/NAND with 16-bit bus - enables cost-optimized external memory expansion for HMI or data logging. |
| Dual GPDMA controllers | Two independent dual-port DMAs with FIFO - enables concurrent high-bandwidth transfers (e.g., camera → SRAM → Ethernet) without CPU stalls. |
| Octo-SPI interface | Single interface supporting serial PSRAM/NAND/NOR, HyperRAM/Flash in frame formats - replaces multiple parallel buses for compact, high-speed external memory. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus RTU, CANopen, and MQTT over Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Central MCU managing dual FDCAN, Ethernet MAC, and 12× UARTs with deterministic scheduling via TrustZone-secured RTOS. Use Value: Hardware-enforced isolation prevents fieldbus-side malware from compromising cloud-uplink security credentials or OTA update integrity. |
Use Scenario: Tamper-evident sensor aggregator in smart metering or building automation. IC Role / Device Role / Timing Role: Secure data acquisition hub with active tampers, TRNG, and encrypted storage in ECC-protected SRAM3. Use Value: NIST SP800-90B TRNG and ECDSA signature verification ensure cryptographically sound firmware updates and sensor log authenticity. |
| Programmable Logic Controller (PLC) | HMI Controller |
Use Scenario: Safety-rated motion control with dual-loop feedback (encoder + current sense) and EtherCAT slave interface. IC Role / Device Role / Timing Role: Real-time controller executing CORDIC-based trigonometric calculations and FMAC-based PID filtering at 250 MHz. Use Value: Math accelerators reduce jitter in servo loop timing by offloading >90% of compute from Cortex-M33 core. |
Use Scenario: Touch-enabled display controller with camera interface, audio playback (SAI), and local storage (Octo-SPI NAND). IC Role / Device Role / Timing Role: Multimedia host managing DCMI, dual SAI, and Octo-SPI with zero-wait-state execution from flash via ART Accelerator. Use Value: 8-Kbyte ICACHE eliminates flash latency bottlenecks, enabling smooth 60 fps UI rendering without external RAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753ZIT6 | Arm Cortex-M7 @ 480 MHz, no TrustZone, 2 Mbyte flash, 1 Mbyte RAM, no UCPD or FDCAN | Lacks hardware-enforced security partitioning and modern USB Type-C/PD support; relies on software-only isolation | Select when maximum raw DSP performance is prioritized over certified secure boot and peripheral-level TrustZone enforcement. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core, 1 GHz M7, no TrustZone on M4, 2 Mbyte flash, 1.5 Mbyte RAM, no CORDIC/FMAC | Offers higher single-thread throughput but lacks math accelerators and unified TrustZone domain across both cores | Select when heterogeneous processing (M7 for AI inference + M4 for real-time control) outweighs need for hardware-accelerated trig/filter math and unified security model. |
Compared with STM32H563ZGT6, the STM32H753ZIT6 trades hardware security for peak CPU performance, while the i.MX RT1176AVM8B adds dual-core flexibility at the cost of math acceleration and coherent TrustZone coverage - making the H563 optimal for safety-critical, OTA-updatable edge devices where security and deterministic math are non-negotiable.
Availability
STM32H563ZGT6 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, programmable logic controllers, and HMI controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32H563ZGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong focus on industrial and embedded markets.
The STM32H5 series is designed for high-assurance applications demanding hardware-enforced security, real-time determinism, and rich connectivity - targeting industrial IoT, smart infrastructure, and functional-safety-compliant systems.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating?
The STM32H563ZGT6 operates at up to 250 MHz and delivers 375 DMIPS (Dhrystone 2.1), measured with the ART Accelerator enabled and zero-wait-state execution from flash. This performance is sustained across temperature and voltage ranges per DS14258 Rev 6 Section 5.3.1.
Does this MCU support secure over-the-air (OTA) firmware updates?
Yes - it supports Secure Firmware Installation (SFI) using hardware-accelerated ECDSA signature verification and PKA, combined with TrustZone-enforced secure boot flow. OTA updates are validated before execution, with rollback protection enforced via dual-bank flash and immutable root-of-trust.
What power supply options does the STM32H563ZGT6 support?
It supports both integrated LDO and external SMPS step-down converter configurations. The SMPS output is configurable (0.8–1.4 V) to supply the digital core, reducing system power by up to 30% versus LDO-only operation - detailed in DS14258 Rev 6 Section 3.10.1 and Table 5.3.3.
How many communication interfaces are available for industrial networking?
The device provides two FDCAN interfaces compliant with ISO 11898-1:2015, one Ethernet MAC with DMA, one USB Type-C®/PD controller (UCPD), and up to twelve UART/LPUART channels - enabling simultaneous CAN bus monitoring, wired Ethernet backhaul, USB-C device charging/control, and legacy serial protocol bridging.
STM32H563ZGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H563ZGT6 FAQ
1.How can I place an order for STM32H563ZGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H563ZGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H563ZGT6 reliable?
The price and inventory of STM32H563ZGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563ZGT6 is usually 5 days.
3.What payment methods are accepted for STM32H563ZGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563ZGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H563ZGT6?
STM32H563ZGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H563ZGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H563ZGT6?
For technical support, including STM32H563ZGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563ZGT6 requirements.
6.How does Aetrix verify that STM32H563ZGT6 is sourced from the original manufacturer or authorized distributors?
All STM32H563ZGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563ZGT6 meets industry standards.
7.What is the process for return or replacement of STM32H563ZGT6?
All STM32H563ZGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563ZGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H563ZGT6 part is unused and in its original packaging.
Return procedure for STM32H563ZGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H563ZGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

