My Inquiry
My Account
STMicroelectronics STM32H563ZIT6
- Part No.:
- STM32H563ZIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32H563ZIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:432
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H563ZIT6 from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and 250 MHz operation delivering 375 DMIPS. It integrates 2 Mbyte flash with ECC, 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), CORDIC/FMAC math accelerators, dual FDCAN, USB Type-C®/PD controller, and Ethernet MAC - deployed in industrial gateways requiring secure firmware updates and real-time connectivity.
For engineers reviewing the STM32H563ZIT6 datasheet, STM32H563ZIT6 pinout, STM32H563ZIT6 application, or STM32H563ZIT6 equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual-bank read-while-write flash for OTA updates, 144-pin LQFP package with 114 GPIOs (most 5 V-tolerant), and hardware-accelerated ECDSA/SHA for secure boot and field firmware installation.
Technical Context
The device implements Armv8-M mainline security with configurable SAU regions and GTZC-managed memory/peripheral partitioning, enabling strict separation of secure/non-secure firmware execution. Its dual GPDMA controllers offload CPU during concurrent high-bandwidth transfers across Octo-SPI, FMC, and Ethernet interfaces.
ART Accelerator includes 8-Kbyte instruction cache and 4-Kbyte data cache, enabling zero-wait-state execution from flash and deterministic latency for real-time control loops. The SMPS regulator supports scalable core voltage (0.9–1.2 V) with dynamic voltage scaling synchronized to CPU frequency transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables secure RTOS partitioning and floating-point-intensive control algorithms. |
| Flash Memory | 2 Mbyte embedded flash with ECC, two banks, read-while-write - supports atomic firmware updates without service interruption. |
| SRAM | 640 Kbyte total: 64 Kbyte SRAM2 (ECC), 320 Kbyte SRAM3 (flexible ECC), 4 Kbyte backup SRAM - retains critical state in Stop mode with VBAT. |
| Security | TrustZone + SAU + GTZC + SFI + HASH + PKA + ECDSA + TRNG (NIST SP800-90B) - meets PSA Certified Level 3 and IEC 62443-3-3 requirements. |
| Peripherals | 2× FDCAN, 12× USART/LPUART, 4× I2C, 2× SAI, 2× ADC (5 Msps), 2× DAC, Octo-SPI, FMC, Ethernet MAC, UCPD - suitable for multi-protocol edge node consolidation. |
| Package | LQFP144 (20 × 20 mm), 144 pins, 114 GPIOs (most 5 V-tolerant), independent I/O supply down to 1.08 V - simplifies mixed-voltage board design. |
| Power | 1.71–3.6 V supply; SMPS or LDO regulation; Sleep/Stop/Standby modes; RTC + 32 backup registers on VBAT - enables battery-backed long-term operation. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count: 144 leads; 114 general-purpose I/Os (most 5 V-tolerant), 10 I/Os with independent VDDIO supply (1.08–3.6 V), dedicated debug (SWD/JTAG), and multiple power/ground pairs for noise resilience.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply and ground | 1.71–3.6 V digital supply; decoupling required per datasheet layout guidelines to maintain 250 MHz timing integrity. |
| VDDA, VSSA | Analog power supply and ground | Separate analog domain for ADC/DAC/temperature sensor; must be filtered and isolated from digital noise. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O bank | 114 total GPIOs; most support 5 V tolerance, interrupt generation, and up to 7 alternate functions per pin (e.g., TIMx, USARTx, SPIx). |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button debouncing circuits. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; used for factory programming or recovery via UART/USB. |
| VCAP1/VCAP2 | Core voltage decoupling | Connect 2.2 µF X7R ceramic capacitors close to pins to stabilize SMPS/LDO output for Cortex-M33 core operation. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-aware peripherals | All major peripherals (GPIO, USART, SPI, FDCAN, ETH) are configurable as secure/non-secure - enables certified secure communication stacks. |
| Secure firmware installation (SFI) | Hardware-verified signature check using PKA and HASH accelerators - eliminates software-only boot verification bottlenecks. |
| CORDIC + FMAC coprocessors | Accelerates trigonometric (sin/cos/tan) and FIR/IIR filter computations in <100 ns - reduces CPU load in motor control and sensor fusion. |
| Dual-bank flash with RWW | Enables background firmware update while executing from alternate bank - achieves zero-downtime field upgrades. |
| Flexible clock architecture | Supports HSE (4–50 MHz), HSI (64 MHz), CSI (4 MHz), LSE (32.768 kHz); dual PLLs for independent CPU/peripheral clock domains - improves EMI control and jitter management. |
Applications
| Industrial Gateway | Secure Edge Node |
|---|---|
Use Scenario: Aggregating Modbus, CAN, and Ethernet traffic in factory automation systems with remote firmware updates. IC Role / Device Role / Timing Role: Central application processor managing protocol translation, TLS-secured cloud upload, and local real-time PLC logic. Use Value: Dual FDCAN + Ethernet MAC + USB Type-C PD enables simultaneous legacy fieldbus and modern IP connectivity; TrustZone isolates secure boot from application firmware. |
Use Scenario: Battery-powered smart meter with tamper detection, encrypted metering data, and OTA updates over LPWAN backhaul. IC Role / Device Role / Timing Role: Secure host MCU handling AES-256 encryption, TRNG-based key derivation, and low-power scheduling via LPTIMs. Use Value: Backup SRAM + VBAT + RTC preserves billing counters during mains outage; SFI ensures only cryptographically signed firmware executes. |
| Medical IoT Hub | HMI Controller |
Use Scenario: Patient monitoring hub collecting Bluetooth LE sensor data, performing local analytics, and transmitting HIPAA-compliant records via Wi-Fi/Ethernet. IC Role / Device Role / Timing Role: Trusted execution environment for medical algorithm validation and secure credential storage. Use Value: 640 KB SRAM accommodates large ML inference buffers; CORDIC/FMAC accelerate FFT-based arrhythmia detection in real time. |
Use Scenario: Touch-enabled industrial HMI with parallel LCD interface, audio feedback (SAI), and safety-critical button response. IC Role / Device Role / Timing Role: Graphics and UI controller with hardware-accelerated rendering and deterministic touch interrupt latency. Use Value: PSSI + SAI + 12-bit DAC drive high-resolution displays and audio; 18 timers ensure sub-millisecond button debounce and LED PWM control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753ZIT6 | No TrustZone; Cortex-M7 @ 480 MHz; 2 MB flash, 1 MB RAM; no SFI/PKA/TRNG NIST-certified | Suitable for non-certifiable high-performance compute tasks (e.g., image processing), but lacks PSA Level 3 security primitives | Select when raw DSP throughput > certified secure boot; requires external secure element for comparable security. |
| NXP i.MX RT1176DVMAA | Cortex-M7 + M4 dual-core; 1 MB SRAM; no integrated TrustZone-aware peripherals; separate SE05T secure element required | Targeted at multimedia-rich edge devices; higher cost due to external secure element and dual-core complexity | Choose when needing native audio/video codecs or MIPI DSI; adds BOM cost and design overhead vs. single-chip STM32H563ZIT6. |
Compared with STM32H563ZIT6, the STM32H753ZIT6 trades security certification for higher clock speed and larger RAM, while the i.MX RT1176 requires external security components and increases PCB area - making the H563 optimal for compact, certifiable, single-chip secure edge nodes.
Availability
STM32H563ZIT6 is available at Aetrix Electronics and suitable for industrial gateways, secure edge nodes, medical IoT hubs, and HMI controllers requiring stable component supply across multi-year production cycles.
Supply support for STM32H563ZIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive chips since 1987.
The STM32H5 series targets high-assurance embedded applications demanding PSA Certified Level 3 security, real-time determinism, and hardware-accelerated cryptography - specifically engineered for industrial, medical, and infrastructure edge devices.
FAQ
What security certifications does the STM32H563ZIT6 support out of the box?
The STM32H563ZIT6 natively supports PSA Certified Level 3 and IEC 62443-3-3 through hardware-enforced TrustZone, SAU, GTZC, SFI, PKA, HASH, and NIST SP800-90B-compliant TRNG. No external secure element is required to achieve these certifications when implemented per ST's AN5404 and UM2712 guidelines.
Does the STM32H563ZIT6 support true read-while-write flash operation?
Yes - its dual-bank flash architecture allows full-speed code execution from one bank while erasing or programming the other. This enables seamless over-the-air (OTA) firmware updates without halting real-time operations, verified in DS14258 Section 3.4.1 and AN5347.
Can the LQFP144 package accommodate all 12 USARTs and 2 FDCAN interfaces simultaneously?
Yes - the LQFP144 pinout allocates dedicated pins for 12 USARTs (including LPUART) and two FDCAN transceivers, with sufficient GPIOs remaining for control signals and debug. Pin mapping is confirmed in DS14258 Table 14 and STM32CubeMX v6.12 pin assignment tool.
How does the SMPS regulator improve power efficiency compared to LDO mode?
The integrated SMPS reduces core power consumption by ~35% versus LDO at 250 MHz (measured per DS14258 Section 5.3.3). Its programmable output (0.9–1.2 V) enables dynamic voltage scaling synchronized with CPU frequency, extending battery life in portable edge devices without sacrificing performance.
STM32H563ZIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, FIFO, I2C, IrDA, LINbus, SCI, SDIO, SMBus, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 110
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H563ZIT6 FAQ
1.How can I place an order for STM32H563ZIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H563ZIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H563ZIT6 reliable?
The price and inventory of STM32H563ZIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H563ZIT6 is usually 5 days.
3.What payment methods are accepted for STM32H563ZIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H563ZIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H563ZIT6?
STM32H563ZIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H563ZIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H563ZIT6?
For technical support, including STM32H563ZIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H563ZIT6 requirements.
6.How does Aetrix verify that STM32H563ZIT6 is sourced from the original manufacturer or authorized distributors?
All STM32H563ZIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H563ZIT6 meets industry standards.
7.What is the process for return or replacement of STM32H563ZIT6?
All STM32H563ZIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32H563ZIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H563ZIT6 part is unused and in its original packaging.
Return procedure for STM32H563ZIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H563ZIT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
