STMicroelectronics STM32H573IIK3Q
- Part No.:
- STM32H573IIK3Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32H573IIK3Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,709
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32H573IIK3Q from STMicroelectronics is a high-security, high-performance Arm® Cortex®-M33 32-bit microcontroller with TrustZone®, FPU, and cryptographic accelerators. It operates at up to 250 MHz (375 DMIPS), integrates 2 Mbyte flash with ECC and 640 Kbyte SRAM (including ECC-protected SRAM2/SRAM3), and supports on-the-fly Octo-SPI decryption for secure boot in industrial edge gateways.
For engineers reviewing the STM32H573IIK3Q datasheet, STM32H573IIK3Q pinout, STM32H573IIK3Q application, or STM32H573IIK3Q equivalent, key selection criteria include TrustZone-enforced peripheral isolation, dual DMA controllers for real-time offload, PSA Level 3/SESIP3 security certification, and support for USB Type-C® Power Delivery with UCPD controller - critical for secure IoT node design and firmware upgrade integrity.
Technical Context
The STM32H573IIK3Q implements Armv8-M mainline security with configurable SAU regions and preconfigured immutable root of trust (ST-iROT), enabling hardware-enforced secure boot and runtime isolation between secure/non-secure firmware partitions. Its GTZC (Global TrustZone Controller) governs memory and peripheral access rights across all TrustZone-aware peripherals including AES, PKA, OTFDEC, and SAI.
It integrates dual cache subsystems: an 8-Kbyte instruction cache (ICACHE) enabling zero-wait-state execution from flash or external memories, and a 4-Kbyte data cache (DCACHE) optimized for external memory bandwidth. The ART Accelerator and dual GPDMA controllers jointly reduce CPU load during high-throughput operations such as encrypted sensor data streaming via FDCAN or HDMI-CEC command relay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, 250 MHz max - enables deterministic real-time control with hardware-isolated secure firmware execution. |
| Flash Memory | 2 Mbyte embedded flash with ECC, two banks, read-while-write - supports live firmware updates without service interruption. |
| SRAM | 640 Kbyte total: 64 Kbyte SRAM2 + 320 Kbyte SRAM3 (flexible ECC), 4 Kbyte backup SRAM - retains critical context in Stop/Standby modes. |
| Cryptographic Acceleration | Dual AES coprocessors (one DPA-resistant), PKA, HASH, RNG (NIST SP800-90B), OTFDEC - enables TLS 1.3 handshake acceleration and secure OTA firmware validation. |
| Timers & Peripherals | 24 timers (incl. 6 low-power 16-bit timers active in Stop mode), 2x FDCAN, 12x USART, 4x I2C, 2x SAI, Ethernet MAC, USB FS host/device, UCPD - suitable for multi-protocol industrial gateway applications. |
| Security Certification | PSA Certified Level 3 and SESIP3 assurance target - meets requirements for certified secure element replacement in payment, access control, and medical edge devices. |
| Package | UFBGA176+25 (10 × 10 mm, 201-ball layout) - provides high I/O density and thermal performance for compact, fanless industrial controllers. |
Pinout & Package
STM32H573IIK3Q is housed in a UFBGA176+25 package (10 × 10 mm, 201-ball layout) with 140 fast I/Os (most 5 V-tolerant), ten I/Os supporting independent supply down to 1.08 V, and dedicated pins for TrustZone-secured debug (SWD/JTAG), VBAT RTC backup, and tamper detection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core power supply / ground | 1.71–3.6 V operation; supports embedded LDO or external SMPS for scalable digital supply regulation. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external supervisor ICs for system-level fault recovery. |
| BOOT0 | Boot mode selection | Configures primary boot source (system memory, flash, or SRAM); tied high/low externally to enforce secure boot path. |
| PA13/PA14 | SWDIO/SWCLK | Serial Wire Debug interface - requires authenticated debug access enabled via life cycle state (SECURE or CLOSED). |
| PC14/PC15 | LSE oscillator inputs | 32.768 kHz crystal connection for RTC and low-power timer clocking - essential for time-stamped secure logging. |
| PD0/PD1 | OSC_IN/OSC_OUT | 4–50 MHz HSE crystal interface - used for high-accuracy system clock and PLL reference in cryptographic timing-critical operations. |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enforced peripheral isolation | Eight configurable SAU regions and GTZC enable per-peripheral security attribution - prevents unauthorized access to AES keys or OTFDEC configuration registers. |
| On-the-fly Octo-SPI decryption | Hardware-accelerated AES-128/256 decryption of external flash contents - allows secure code execution directly from encrypted serial PSRAM/NOR without RAM exposure. |
| Secure firmware installation (SFI) | Immutable ST-iROT validates signed firmware images before loading - eliminates need for external secure boot ROM and reduces BOM cost. |
| Dual cryptographic accelerators | One DPA-resistant AES engine + PKA co-processor - enables concurrent ECDSA signature generation and AES-GCM encryption for TLS 1.3 handshakes at >1 Mbps throughput. |
| Flexible power management | SMPS regulator with configurable output + multiple low-power modes (Stop with 64-Kbyte SRAM retention) - achieves sub-10 µA RTC+backup register current in Standby. |
Applications
| Industrial Edge Gateway | Secure Medical Data Logger |
|---|---|
Use Scenario: Aggregates sensor data from CAN, RS-485, and BLE modules, encrypts payloads, and transmits via Ethernet or USB to cloud backend. IC Role / Device Role / Timing Role: Central secure MCU managing protocol translation, TrustZone-isolated crypto processing, and real-time scheduling via 24 timers. Use Value: Dual AES engines and OTFDEC allow simultaneous encryption of local logs and decrypted firmware updates - no unencrypted key or firmware ever resides in RAM. |
Use Scenario: Records patient vitals from analog front-end ADCs and stores timestamps with tamper-evident RTC and backup registers. IC Role / Device Role / Timing Role: Secure data acquisition controller with NIST-compliant RNG, digital temperature sensor, and VBAT-backed RTC for audit-trail integrity. Use Value: PSA Level 3 certification and SESIP3 compliance satisfy FDA cybersecurity guidance for Class II connected medical devices. |
| USB Type-C Power Delivery Hub | Smart Building Controller |
Use Scenario: Manages power negotiation, policy enforcement, and firmware updates over USB-C cables using UCPD interface and PD stack. IC Role / Device Role / Timing Role: Dedicated UCPD controller with hardware CRC and secure PD message signing via PKA and HUK. Use Value: Hardware-based UCPD PHY + secure key storage prevents replay attacks and ensures authenticated firmware upgrades over USB-C. |
Use Scenario: Controls HVAC, lighting, and access systems via FDCAN, I2C, and SAI audio feedback, while enforcing role-based access via secure boot. IC Role / Device Role / Timing Role: Multi-interface coordinator with TrustZone-secured peripheral drivers and low-power timers for occupancy-sensing duty cycling. Use Value: 100 K-cycle data flash and 640 Kbyte SRAM enable long-term event logging and OTA update staging without external memory. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-security MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32H753VI | No TrustZone, no PSA/SESIP3 certification, single AES engine, no OTFDEC or UCPD | Suitable for non-certified industrial control where security is software-managed | Select only if PSA Level 3 certification and hardware-enforced isolation are not required. |
| NXP i.MX RT1176 | Arm Cortex-M7 + M4 dual-core, no TrustZone on M7, separate secure element (SE050) required for PSA Level 3 | Requires external SE for certified secure boot; higher BOM cost and PCB area | Choose when dual-core asymmetric processing (M7 for UI, M4 for control) outweighs integrated security overhead. |
Compared with STM32H573IIK3Q, STM32H753VI lacks hardware-enforced security primitives and certification, while i.MX RT1176 shifts security responsibility to an external chip - making STM32H573IIK3Q the only single-die solution meeting PSA Level 3 and SESIP3 out-of-box for compact, certified edge nodes.
Availability
STM32H573IIK3Q is available at Aetrix Electronics and suitable for industrial edge gateways, secure medical data loggers, USB Type-C Power Delivery hubs, and smart building controllers requiring stable component supply and long-term lifecycle support.
Supply support for STM32H573IIK3Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32H5 series is designed specifically for high-assurance embedded applications demanding PSA-certified security, cryptographic acceleration, and robust real-time performance - targeting industrial, medical, and infrastructure markets where firmware integrity is non-negotiable.
FAQ
What security certifications does STM32H573IIK3Q hold?
STM32H573IIK3Q is certified to PSA Certified Level 3 and SESIP3 (Security Evaluation Standard for IoT Platforms) assurance targets. These validate its hardware-enforced TrustZone implementation, secure boot chain, cryptographic accelerators, and life cycle management - meeting requirements for payment terminals, medical edge devices, and government-grade secure firmware deployment.
Does STM32H573IIK3Q support external memory interfaces?
Yes - it includes a Flexible Memory Controller (FMC) supporting SRAM, PSRAM, SDRAM/LPSDR, FRAM, and NOR/NAND memories with up to 16-bit data bus width, plus one Octo-SPI interface with on-the-fly decryption for serial PSRAM/NOR/hyperflash. This enables secure expansion of code and data space beyond internal 2 Mbyte flash and 640 Kbyte SRAM.
What is the role of the UCPD peripheral in STM32H573IIK3Q?
The USB Type-C® Power Delivery (UCPD) peripheral implements the physical layer and protocol engine for USB-C power negotiation, policy enforcement, and firmware updates. It integrates hardware CRC, secure message signing via PKA/HUK, and tamper-resistant key storage - enabling certified, authenticated PD communication without external PD controllers.
How does the dual-cache ART Accelerator improve real-time performance?
The 8-Kbyte instruction cache (ICACHE) eliminates flash wait states during code execution, while the 4-Kbyte data cache (DCACHE) accelerates external memory access for large buffers (e.g., camera frames, encrypted payloads). Together with dual GPDMA controllers, they reduce CPU load by up to 40% in sustained data-transfer scenarios like FDCAN-to-Ethernet bridging or SAI audio streaming.
STM32H573IIK3Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32H5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 250MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, PDR, POR, PWM, SHA, TRNG, Voltage Detect, WDT
- Number of I/O:
- 139
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 640K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32H573IIK3Q FAQ
1.How can I place an order for STM32H573IIK3Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32H573IIK3Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32H573IIK3Q reliable?
The price and inventory of STM32H573IIK3Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32H573IIK3Q is usually 5 days.
3.What payment methods are accepted for STM32H573IIK3Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32H573IIK3Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32H573IIK3Q?
STM32H573IIK3Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32H573IIK3Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32H573IIK3Q?
For technical support, including STM32H573IIK3Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32H573IIK3Q requirements.
6.How does Aetrix verify that STM32H573IIK3Q is sourced from the original manufacturer or authorized distributors?
All STM32H573IIK3Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32H573IIK3Q meets industry standards.
7.What is the process for return or replacement of STM32H573IIK3Q?
All STM32H573IIK3Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32H573IIK3Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32H573IIK3Q part is unused and in its original packaging.
Return procedure for STM32H573IIK3Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32H573IIK3Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

